Skip to main content

On Placing Multiple Inductor-Based VCOs on the Same Mixed-Signal Substrate

  • Chapter
Analog Circuit Design
  • 737 Accesses

Abstract

The effects of placing multiple inductor-based voltage-controlled oscillators (VCOs) on the same mixed-signal CMOS substrate have been studied, simulated and functionally verified using a prototype test chip. It is concluded that by carefully modeling the varactor as a nonlinear element capable of phase detection, interaction between two RF PLLs may be accurately predicted.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Draft Supplement to IEEE Standard 802.3 lOOOBase-T, P802.3ab, Draft 6.0, p. 40. 78, March 1999.

    Google Scholar 

  2. J. Everitt, et. al. “A CMOS Transceiver for 10-Mb/s and 100-Mb-s Ethernet,” IEEE Journal of Solid-State Circuits, vol. 33, pp 2169–2177, Dec. 1998.

    Article  Google Scholar 

  3. Larsson, Patrik. “A 2–1600MHz 1.2–2.5V CMOS Clock Recovery PLL with Feedback Phase-Selection and Averaging Phase- Interpolation for Jitter Reduction,” 1SSCC 1999 Digest of Technical Papers, pg. 356, Feb. 1999.

    Google Scholar 

  4. F.M Gardner. Phaselock Techniques, 2nd ed. New York: Wiley, 1979.

    Google Scholar 

  5. B. Kim, et. al. “A 30 MHz Hybrid Analog/Digital Clock Recovery Circuit in 2-jim CMOS,” IEEE Journal of Solid-State Circuits, vol. 25, pp. 1385–1394, Dec. 1990.

    Article  Google Scholar 

  6. Craninckx, J and Steyaert, M, “A 1.8-GHz Low-Phase-Noise CMOS VCO Using Optimized Hollow Spiral Inductors,” IEEE Journal of Solid-State Circuits, vol. 32, pp 736–744, May 1997.

    Article  Google Scholar 

  7. Parker, J and Ray, D, “A 1.6-GHz CMOS PLL with On-Chip Loop Filter,” IEEE Journal of Solid-State Circuits, vol. 33, pp 337–343, March 1998.

    Article  Google Scholar 

  8. Castello, R. et al. “A 30% Tuning Range Varactor Compatible with Future Scaled Technologies,” Symposium on VLSI Circuits, 1998, Digest of Technical Papers, pp 34–35, June 1998.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer Science+Business Media New York

About this chapter

Cite this chapter

Parker, J., Altmann, M. (2000). On Placing Multiple Inductor-Based VCOs on the Same Mixed-Signal Substrate. In: van de Plassche, R.J., Huijsing, J.H., Sansen, W. (eds) Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-3198-9_13

Download citation

  • DOI: https://doi.org/10.1007/978-1-4757-3198-9_13

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-5002-4

  • Online ISBN: 978-1-4757-3198-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics