Techniques and circuits for reducing switching noise

  • Xavier Aragonès
  • José Luis González
  • Antonio Rubio


This chapter presents a brief analysis of several known techniques and circuits used for reducing switching noise, along with some new proposals both for the power supply distribution side and digital circuit structure.


Current Waveform Guard Ring Schmitt Trigger External Power Supply Switching Noise 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    David J. Allstot, Sayfe Kiaei, and Rajesh H. Zele, ‘Analog Logic Techniques Steer Around the Noise’, IEEE Circuits & Devices, September 1993, pp. 18–21.Google Scholar
  2. [2]
    S. Kiaei, S.H. Chee, and D.J. Allstot, ‘CMOS Source-Coupled Logic for Mixed-Mode VLSI’, Proc. IEEE Int. Symp. Circuits and Systems, 1990, pp. 1608–1611.CrossRefGoogle Scholar
  3. [3]
    M. Maleki, and S. Kiaei, ‘Enhancement Source-Coupled Logic for Mixed-mode VLSI Circuits’, IEEE Tr. on Circuits and Systems—II, Vol. 39, No. 6, June 1992, pp. 399–401.CrossRefGoogle Scholar
  4. [4]
    D.J. Allstot and S. Kiaei, ‘MOS Folded Source-Coupled Logic’, U.S. Patent #5,149,992, Sept. 22, 1992.Google Scholar
  5. [5]
    David J. Allstot, San-Hwa Chee, Sayfe Kiaei, and Manu Shrivastawa, ‘Folded Source-Coupled Logic vs. CMOS Static Logic for Low-Noise Mixed-Signal ICs’, IEEE Tr. on Circuits and Systems—I, Vol. 40, No. 9, September 1993, pp. 553–563.CrossRefGoogle Scholar
  6. [6]
    Sailesh R. Maskai, Sayfe Kiaedi, and David J. Allstot, ‘Synthesis Techniques for CMOS Folded Source-Coupled Logic Circuits’, IEEE J. Solid-State Circuits, Vol. 27, No. 8, August 1992, pp. 1157–1166.CrossRefGoogle Scholar
  7. [7]
    E. Alburquerque, J. Fernandez, and M. Silva, ‘NMOS Current-Balanced Logic’, Electronics Letters, Vol. 32, No. 11, May 1996, pp. 997–998.CrossRefGoogle Scholar
  8. [8]
    Marc J. Loinaz, and Bruce A. Wooley, ‘A BiCMOS Time Interval Digitizer based on Fully-Differential, Current-Steering Circuits’, IEEE J. Solid-State Circuits, Vol. 29, No. 6, June 1994, pp. 707–714.CrossRefGoogle Scholar
  9. [9]
    Jose Luis Gonzalez y Antonio Rubio, ‘Circuitos Digitales CMOS de Bajo Nivel de Ruido dI/dt Basados en Lógicas Diferenciales y Limitadores de Corriente’, Seminario Anual de Automática y Electrónica Industrial, Zaragoza, 11–13 de septiembre de 1996, pp. 246–251.Google Scholar
  10. [10]
    Jose Luis Gonzalez, and Antonio Rubio, ‘Low Delta-I Noise CMOS Circuits Based on Differential Logic and Current Limiters’, Accepted at IEEE Tr. on Circuits and Systems Part I. Google Scholar
  11. [11]
    Shien-Lien L. Lu, ‘Implementation of Iterative Networks with CMOS Differential Logic’, IEEE J. Solid-State Circuits, Vol. 23, No. 4, 1998, pp. 1013–1017.Google Scholar
  12. [12]
    Shien-Lien L. Lu, and Milos D. Ercegovac, ‘Evaluation of Two-Summand Adders Implemented in ECDL CMOS Differential Logic’, IEEE J. Solid-State Circuits, Vol. 26, No. 8, August 1991, pp. 1152–1160.CrossRefGoogle Scholar
  13. [13]
    Joseph J.F. Cavanagh, Digital Computer Arithmetic: Design and Implementation, New York: McGraw-Hill, 1986.Google Scholar
  14. [14]
    H.B. Bakoglu. Circuits, Interconnections, and Packaging for VLSI. 1990. Massachusetts: Addison-Wesley Publishing Company.Google Scholar
  15. [15]
    H.W. Ott. Noise Reduction Techniques in Electronic Systems. 2nd. Ed., 1988. New York: John Wiley Interscience.Google Scholar
  16. [16]
    Larry D. Smith, ‘Decoupling Capacitor Calculations for CMOS Circuits’, Proc. of the Electrical Performance of Packages Conference, 1994, pp. 101–105.Google Scholar
  17. [17]
    Jong-Gwan Yook, V. Chandramouli, Linda P. B. Katehi, Karem A. Sakallah, Tawfik R. Arabi, and Tim A. Schreyer, ‘Computation of Switching Noise in Printed Circuit Boards’, IEEE Tr. on Components, Packaging and Manufacturing Technology—Part A, Vol. 20, No. 1, March 1997, pp. 64–75.CrossRefGoogle Scholar
  18. [18]
    Bob Mammano, ‘Fueling the Megaprocessors-Empowering Dynamic Energy Management’,Google Scholar
  19. [19]
    Howard H. Chen and Stanley E. Schuster, ‘On-Chip Decoupling Capacitor Optimization for High-Performance VLSI Design’, Proc. 1995 IEEE Int. Symp. VLSI Tech., Systems and Appl., pp. 99–103.Google Scholar
  20. [20]
    Balsha R. Stanisic, Rob. A. Rutenbar, and L. Richard Carley. Synthesis of Power Distribution to Manage Signal Integrity in Mixed-Signal ICs. 1996. Massachusetts: Kluwer Academic Publishers.CrossRefGoogle Scholar
  21. [21]
    Robert C. Frye, ‘Passive Components in Electronic Applications: Requirements and Prospects for Integration’, Int Journal of Microcircuits and Electronic Packaging, Vol. 19, No. 4, 1996, pp. 483–490.Google Scholar
  22. [22]
    A. Chamas et al., ‘A 64b Microprocessor with Multimedia Support’, 1995 IEEE Int. Solid-State Circuits Conference Digest of Technical Papers, February 1995, pp. 178–179, 361.Google Scholar
  23. [23]
    Chender Huang, Yaochao Yang, and John L. Prince, ‘A Simultaneous Switching Noise Design Algorithm for Leadframe Packages with or without Ground Plane’, IEEE Tr. on Components, Packaging, and Manufacturing Techn.—Part B, Vol. 19, No. 1, February 1996, pp. 15–22.CrossRefGoogle Scholar
  24. [24]
    John M. Williamson, Michel S. Nakhla, Qi-Jun Zhang, and Patrick D. van der Puije, ‘Ground Noise Minimizatin in Integrated Circuit Packages through Pin Assignment Optimization’, IEEE Tr. on Components, Packaging, and Manufacturing Techn.—Part B, Vol. 19, No. 2, May 1996, pp. 361–371.CrossRefGoogle Scholar
  25. [25]
    Shaofang Gong, Hans Hentzell, Sven-Tuve Persson, Hjalmar Hesselbom, Bo Lofstedt, and Magnus Hansen, ‘Techniques for Reducing Switching Noise in High Speed Digital Systems’, Proc. 8th Annual IEEE INt. ASIC Conf and Exhibit, 1995, pp. 21–24.Google Scholar
  26. [26]
    ‘Ground Bounce in 8-Bit High Speed Logic’, Harris Semiconductor Application Note No. AN9646, December 1996. http://www.semic.harris.comGoogle Scholar
  27. [27]
    Carmen Mattei, Bruce Gueinin, Phil Wingate, and Richard Ried, ‘Considerations for Designing and Utilizing Plastic MCM BGA Packaging’, Advancing Microelectronics, Vol. 24, No. 2, March/April 1997, pp. 20–25.Google Scholar
  28. [28]
    Kumaresh Mathey, Madhavan Swaminathan, L. D. Smith, and T. J. Cockerill, ‘Noise Computation in Single Chip Packages’, IEEE Tr. on Components, Packaging, and Manufacturing Techn.—Part B, Vol. 19, No. 2, May 1996, pp. 350–360.CrossRefGoogle Scholar
  29. [29]
    P. Vanoostende, et al., ‘Evaluations of the Limitations of the Simple CMOS Power Estimation Formula: Comparison with Accurate Estimation’, PATMOS, 1992, pp. 16–25.Google Scholar
  30. [30]
    D. Liu, C. Svensson, ‘Power Consumption Estimation in CMOS VLSI Chips’, IEEE J. Solid-State Circuits, Vol. 29, No. 6, June 1994, pp. 663–670.CrossRefGoogle Scholar
  31. [31]
    Patrik Larsson, ‘Analog Phenomena in Digital Circuits’, Linköping Studies in Science and Technology, Dissertation No. 376, 1995.Google Scholar
  32. [32]
    Michael Dolle, ‘Analysis of Simultaneous Switching Noise’, IEEE Symp. Circuits and Systems, 1995, pp. 904–907.Google Scholar
  33. [33]
    Samil Hasan and J.L. Prince, ‘The Effect of Core-Logic Parasitic Capacity on the Power Bus Noise’, ECE 696B Report, Center for Electronic Packaging Research, Dept. of Electrical and Computer Engineering, Univ. of Arizona, Tucson.Google Scholar
  34. [34]
    R. Downing, P. Gebler, and George Katopis, ‘Decoupling Capacitor Effects on Switching Noise’, IEEE Tr. on Components, Hybrids, and Manufacturing Technology, Vol. 16, No. 5, August 1993, pp. 484–489.CrossRefGoogle Scholar
  35. [35]
    Zhonghua Wu, Yuzhe Chen, and Jiayuan Fang, ‘Modeling and Simulation of Integral Decoupling Capacitors in Single and Multichip Module Electronics Packaging’, Proc. 44th Electronic Components Technol. Conf, 1994, pp. 945–948.Google Scholar
  36. [36]
    C.C. Huang, Bill Loh, and Florence Wong, ‘Ground Bounce Study of 304 Lead Interposer MQFP with On-Chip Decoupling Capacitor Test Die’, Proc. IEEE Tech. Applications Conf. NORTCON’95, 1995, pp. 343–346.Google Scholar
  37. [37]
    W. Bowhill, et al., ‘A 300 MHz 64b Quad-Issue CMOS RISC Microprocessor’, Proc. Int. Solid-State Conference, February 1995, pp. 182–183.Google Scholar
  38. [38]
    Liren Chen, and Bidyut Sen, ‘Measurement Study on Simultaneous Switching Noise’, Proc. 4th Topical Meeting on Electrical Performance of Electronic Packages, 1995, pp. 40–42.CrossRefGoogle Scholar
  39. [39]
    Bidyut K. Sen, and Richard L. Wheeler, ‘Performance Comparison of Discrete and Buried Capacitors’, Int. Journal of Microcircuits and Electronic Packaging, Vol. 19, No. 4, 1996, pp. 449–455.Google Scholar
  40. [40]
    Mark Ingels, and Michiel S.J. Steyaert, ‘Design Strategies and Decoupling Techniques for Reducing the Effects of Electrical Interference in Mixed-Mode IC’s’, IEEE J. of Solid-State Circuits, Vol. 32, No. 7, July 1997, pp. 1136–1141.CrossRefGoogle Scholar
  41. [41]
    J.L. Gonzalez, and A. Rubio, ‘TCMOS: Low noise power supply technique for digital IC’s’, Electronics Letters, Vol. 31, No. 16, pp. 1338–1339, 1995.CrossRefGoogle Scholar
  42. [42]
    Disaburo Takashima, Yukihito Oowaki, Shigeyoshi Watanabe, and Kazunori Ohuci, ‘Noise Suppression Scheme for Gigabit-Scale and Gigabyte/s Data-Rate LSI’s’, IEEE J. Solid-State Circuits, Vol. 33, No. 2, pp. 260–267, February 1998.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media New York 1999

Authors and Affiliations

  • Xavier Aragonès
    • 1
  • José Luis González
    • 1
  • Antonio Rubio
    • 1
  1. 1.Universitat Politècnica de Catalunya (UPC)Spain

Personalised recommendations