The cause of switching noise

  • Xavier Aragonès
  • José Luis González
  • Antonio Rubio


>This chapter will attempt to explain the cause of switching noise: its generation, transmission and the effects produced in analog and digital circuits. The analytical models presented in literature and its main parameters will be discussed.


Current Pulse Output Load Noise Pulse CMOS Inverter Noise Margin 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    Arun Vaidyanath, Birgir Thoroddsen, and J.L. Prince, ‘Effect of CMOS Driver Loading Conditions on Simultaneous Switching Noise’, IEEE Tr. on Components, Packaging, and Manufacturing Technology-Part B, Vol. 17, No. 4, pp. 450–485, 1994.Google Scholar
  2. [2]
    Yi-Shing Chang, Sandeep K. Gupta, and Melvin A. Breuer, ‘Analysis of Ground Bounce in Deep Sub-Micron Circuits’, private communication.Google Scholar
  3. [3]
    Prasad Raje, ‘Digital Design’ in BiCMOS Technology and Applications, A.R. Alvarez (ed), Kluwer Academic Publishers, Massachusetts, 1993.Google Scholar
  4. [4]
    M.I. Elmasry (ed), BiCMOS Integrated Circuit Design, IEEE Press, Piscataway, 1994.Google Scholar
  5. [5]
    P. Raje, K. Saraswat, and K. Cham, ‘Accurate Delay Models of Digital BiCMOS’, IEEE Trans. Electron Devices, Vol. 39, No. 6, 1992.Google Scholar
  6. [6]
    Vicente Jiménez, and Ramón Alcubilla, ‘An Accurate Transient Model for BiCMOS Gate Optimization’, Int. J. Electronics, Vol. 82, No. 5, pp. 503–514, 1997.CrossRefGoogle Scholar
  7. [7]
    Shayan Zhang, T.S. Kalkur, ‘Analysis of BiCMOS Buffer for Input Voltages with Finite Rise Time’, IEEE J. of Solid-State Circuits, Vol. 29, No. 7, pp. 797–807, 1994.CrossRefGoogle Scholar
  8. [8]
    0.8 µm and 1.2 µm BiCMOS Process Parameters. Austria Mikro Systeme International. Schloß Premstätten, A-8141 Unterpremstätten, Austria.Google Scholar
  9. [9]
    Wen Fang, Arthur Brunnschwiler, and Peter Ashburn, ‘An Accurate Analytical BiCMOS Delay Expression and its Application to Optimizing High-Seed BiCMOS Circuits’, IEEE J. of Solid-State Circuits, Vol. 27, No. 2, pp. 191–202, 1992.CrossRefGoogle Scholar
  10. [10]
    Prasad A. Raje, Krishna C. Saraswat, and Kit M. Cham, ‘A New Method for Design of BiCMOS Gates and Comparison with CMOS’, IEEE Tran. Electron Devices, Vol. 39, No. 2, pp. 339–347, 1992.CrossRefGoogle Scholar
  11. [11]
    R. Senthinathan, and J. L. Prince, ‘Simultaneous Switching Ground Noise Calculation for Packaged CMOS Devices’, IEEE J. of Solid-State Circuits, Vol. 26, No. 11, pp. 1724–1728, November 1991.CrossRefGoogle Scholar
  12. [12]
    Yaochao Yang, and John R. Brews, ‘Design Trade-Offs for the Last Stage of an Unregulated, Long-Channel CMOS Off-Chip Driver with Simultaneous Switching Noise and Switching Time Considerations’, IEEE Tran. on Components, Packaging, and Manufacturing Technology—Part B, Vol. 19, No. 3, pp. 481–486, August 1996.CrossRefGoogle Scholar
  13. [13]
    Srinivasa R. Vemuru, ‘Accurate Simultaneous Switching Noise Estimation Including Velocity-Saturation Effects’, IEEE Transactions on Computers, Packaging, and Manufacturing Technology—Part B, Vol. 19, No. 2, pp. 344–349, May 1996.CrossRefGoogle Scholar
  14. [14]
    Takayasu Sakurai, and A. Richard Newton, ‘Alpha-Power Las MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas’, IEEE J. of Solid-State Circuits, Vol. 25, No. 2, pp. 584–593, April 1990.CrossRefGoogle Scholar
  15. [15]
    Hye-Ran Cha and Oh-Kyong Kwon, ‘A New Analytic Model of Simultaneous Switching Noise in CMOS Systems’, Electronic Components and Technology conference, pp. 615–621, May 1998.Google Scholar
  16. [16]
    Yaochao Yang, and John R. Brews, ‘Design for Velocity Saturated, Short-Channel CMOS Drivers with Simultaneous Switching Noise and Switching Time Considerations’, IEEE J. of Solid-State Circuits, Vol. 31, No. 9, pp. 1357–1360, September 1996.CrossRefGoogle Scholar
  17. [17]
    E.E. Davidson, ‘Electrical Design of a High Speed Computer Package’, IBM J. of Research and Developement, Vol. 26, No. 3, pp. 349–361, 1982.CrossRefGoogle Scholar
  18. [18]
    Nishath K. Verghese, Timothy J. Schmerbeck, David J. Allstot, ‘Chapter 8: Modeling Chip/Package Power Distribution’ in ‘Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits’, Kluwer Academic Publishers, Boston, 1995, pp. 149–182.CrossRefGoogle Scholar
  19. [19]
    Perng-Shyong Lin, and A. Zukowski, ‘Analysis and Control of Timing Jitter in Digital Logic Arising from Noise Voltage Sources’, IEEE Int. Conf Computer Design, pp. 352–356, 1993.Google Scholar
  20. [20]
    Xavier Aragones, ‘Caracterització de l’acoblament per substrat’ en Contribució a l’Estudi de l’Acoblament per Substrat en Circuits Integrats Mixtes, Tesis Doctoral, Dept. d’Enginyeria Electrònica, Univ. Politècnica de Catalunya, 1997.Google Scholar
  21. [21]
    George A. Katopis, ‘Delta-I Noise Specification for a High-Performance Computing Machine’, Proc. of the IEEE, Vol. 73, No. 9, pp. 1405–1415, September 1985.CrossRefGoogle Scholar
  22. [22]
    Michael Dolle, ‘Analysis of Simultaneous Switching Noise’, IEEE Symp. Circuits and Systems, pp. 904–907, 1995.Google Scholar
  23. [23]
    A. J. Rainal, ‘Eliminating Inductive Noise of External Chip Interconnections’, IEEE J. Solid-State Circuits, Vol. 29, No. 2, February 1994, pp. 126–129.CrossRefGoogle Scholar
  24. [24]
    E.E. Davidson, P.W. Hardin, G.A. Katopis, M.G. Nealon, L.L. Wu, ‘Physical and Electrical Design Features of the IBM Enterprise System/9000 Circuit Module’, IBM J. of Research and Development, Vol. 36, No. 5, pp. 877–888, September 1992.CrossRefGoogle Scholar
  25. [25]
    R.H. Krambeck, Charles M. Lee, and Huang-Fai Stephen Law, ‘High-Speed Compact Circuits with CMOS’, IEEE J. of Solid-State Circuits Vol. SC-17, No. 3, pp. 614–619, June 1982.CrossRefGoogle Scholar
  26. [26]
    Patrik Larsson, and Christer Svensson, ‘ Noise in Digital Dynamic CMOS Circuits’, IEEE J. of Solid—State Circuits, Vol. 29, No. 6, pp. 655–662, June 1994.CrossRefGoogle Scholar
  27. [27]
    Mary Sue Haydt, Robert Owens, and Samiha Mourad, ‘Modeling the Effect of Ground Bounce on Noise Margin’, Porc. International Test Conference 1994, pp. 279–285.Google Scholar
  28. [28]
    Jacek M. Zurada, Yu Sang Joo, Samuel V. Bell, ‘Dynamic Noise Margins of MOS Logic Gates’, Proc. of ISCAS’89, pp. 1153–1156.Google Scholar
  29. [29]
    R. Senthinathan, J.L. Prince and S. Nimmagadda, ‘Noise Immunity Characteristics of CMOS Receivers and Effects of Skewing/Damping CMOS Output Driver Switching Waveform on the Simultaneous Switching Noise’, Microelectronics Journal, Vol. 23, 1992, p. 29–36.CrossRefGoogle Scholar
  30. [30]
    Francesc Moll, and Antonio Rubio, ‘Analysis of Spurious Signal Propagation in Digital CMOS Circuits’, Int. J. Electronics, Vol. 73, No. 3, pp. 621–625, 1992.CrossRefGoogle Scholar
  31. [31]
    Francesc Moll, and Antonio Rubio, ‘Spurious Signals in Digital CMOS VLSI Circuits: A Propagation Analysis’, IEEE Tran. on Circuits and Systems—II, Vol. 39, No. 10, pp. 749–752, October 1992.zbMATHCrossRefGoogle Scholar
  32. [32]
    Francesc Moll Echeto, ‘Parasitic Effects Due to Interconnections in Microelectronic Design’, Dissertation for the Ph.D. degree, Electronic Engineering Department, Universitat Politècnica de Catalunya, 1995.Google Scholar
  33. [33]
    S. H. Unger, and C.-J. Tan, ‘Clocking Schemes for High-Speed Digital Systems’, IEEE Tran. on Computers, Vol. C-35, No. 10, October 1986.Google Scholar
  34. [34]
    Daniel W. Dobberpuhl, ‘A 200-Mhz 64-b Dual-Issue CMOS Microprocessor’, IEEE J. of Solid-State Circuits, Vol. 27, No. 11, pp. 1555–1564, November 1992.CrossRefGoogle Scholar
  35. [35]
    David A. Secker, and John L. Prince, ‘Effects and Modeling of Simultaneous Switching Noise for BiCMOS Off-Chip Drivers’, IEEE Tran. on Components, Packaging, and Manufacturing Technology-Part B, Vol. 19, No. 3, pp. 474–480, August 1996.Google Scholar
  36. [36]
    Balsha R. Stanisic, Rob A. Rutenbar, and L. Richard Carley, ‘Addressing Noise Decouling in Mixed-Signal IC’s: Power Distribution Design and Cell Customization’, IEEE J. of Solid-State Circuits, Vol. 30, No. 3, pp. 321–326, March 1995.CrossRefGoogle Scholar
  37. [37]
    Sujoy Mitra, Rob. A. Rutenbar, L. Richard Carley, and David J. Allstot, ‘Substrate-Aware Mixed-Signal Macrocell Placement in WRIGHT’, IEEE J. of Solid-State Circuits, Vol. 30, No. 3, March 1995.Google Scholar
  38. [38]
    Martin Pfost, Hans-Martin Rein, and Thomas Holzwarth, ‘Modeling Substrate Effects in the Design of High-Speed Si-Bipolar IC’s’, IEEE J. of Solid-State Circuits, Vol. 31, No. 10, pp. 1493–1501, October 1996.CrossRefGoogle Scholar
  39. [39]
    Patrik J. Zabinski, Mark E. Cickberg, Barry K. Gilbert, Philip J. Zucarelli, Darren V. Weninnger, Theodore W. Keller, and David M. Yee, ‘Case Study: The Design of a Mixed-Signal Global Positioning System Receiver Using Multichip Module Packaging’, IEEE Tran. on Components, Packaging, and Manufacturing Technology-Part B, Vol. 19, No. 1, pp. 215–224, February 1996.CrossRefGoogle Scholar
  40. [40]
    A BiCMOS Time Interval Digitizer Based on Fully-Differential, Current-Steering Circuits’, IEEE J. of Solid-State Circuits, Vol. 29, No. 6, June 1994, pp. 707–714.Google Scholar
  41. [41]
    K.J. Schultz, R.G. Gibbins, J.S. Fujimoto, R.S. Philips, G.F.R. Gibson, A.L. Silburt, ‘Low-Supply-Noise Low-Power Embedded Modular SRAM’, IEE Proc..-Circuits, Devices and Systems, Vol. 143, No. 2, April 1996, pp. 73–82.CrossRefGoogle Scholar
  42. [42]
    Johan Catrysse, ‘Measured Distortion of the Output-Waveform of an Integrated OPAMP Due to Substrate Noise’, IEEE Tran. on Electromagnetic Compatibility, Vol. 37, No. 2, pp. 310–312, May 1995.CrossRefGoogle Scholar
  43. [43]
    B.M.J. Kup, E.C. Dijksmans, P.J.A. Naus, J. Sneep, ‘A Bit Stream Digital-to-Analog Converter with 18-b Resolution’, IEEE J. of Solid-State Circuits, vol. 26, no. 12, pp. 1757–1763, December 1991CrossRefGoogle Scholar
  44. [44]
    Brian P. Brandt, and Bruce A. Wooley, ‘A 50-MHz Multibit Sigma-Delta Modulator for 12-b 2-MHz a/D Conversion’, IEEE J. of Solid-State Circuits, Vol. 26, No. 12, pp. 1746–1756, December 1991.CrossRefGoogle Scholar
  45. [45]
    J.W. Fattaruso, S. Kiriaki, M. de Wit, C. Warmar, ‘Self-Calibrating Techniques for a Second-Order Multibit Sigma-Delta Modulator’, IEEE J. of Solid-State Circuits, Vol. 28, No. 12, pp. 1216–1223, December 1993.CrossRefGoogle Scholar
  46. [46]
    Tallis Blalack, and Bruce A. Wooley, ‘The Effects of Switching Noise on an Oversampling A/D Converter’, 1995 IEEE International Solid-State Circuits Conference, pp. 200–201, 367.Google Scholar
  47. [47]
    Alan Rogers, ‘Reliability Issues Due to Switching Currents in CMOS ASICs’, Proc. NORTHCON ′89 Conference, pp. 304–309.Google Scholar
  48. [48]
    Melvin A. Breuer, and Sandeep K. Gupta, ‘Process Aggravated Noise (PAN): New Validation and Test Problems’, Proc. 1996 International Test Conference, pp. 914–923.Google Scholar

Copyright information

© Springer Science+Business Media New York 1999

Authors and Affiliations

  • Xavier Aragonès
    • 1
  • José Luis González
    • 1
  • Antonio Rubio
    • 1
  1. 1.Universitat Politècnica de Catalunya (UPC)Spain

Personalised recommendations