Abstract
This chapter contains an exhaustive attempt to reveal the elementary characteristics of substrate coupling. The aim of this part is to determine how coupling is affected by factors such as the type of wafer, the type of coupled devices, the biasing of these devices, and layout and technology parameters.
The chapter starts with a description of the mechanisms by which circuit nodes interact with the substrate. Next, the way device characteristics layout and technology parameters, device type and biasing- affect coupling is studied with device simulations and experimental measurements. Lastly, we analyze the way noise propagation is affected by the substrate type or particular biasing, assuming ideal grounding conditions. In following chapters the consequences of non-ideal supplies on the results obtained will be analyzed.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
The PN Junction Diode, 2a ed., Gerald W. Neudeck, Addison Wesley Publishing Co., 1989.
Simultaneous Switching Noise of CMOS Devices and Systems, R. Senthinathan, J.L. Prince, Kluwer Academic Publishers, 1994.
A. Pun, T. Yeung, J. Lau, F.R. Clement, D. Su, “Experimental Results and Simulation of Substrate Noise Coupling via Planar Spiral Inductor in RF IC’s”, Proc. IEEE Int. Electron Devices Meeting, 1997.
T. Yeung, A. Pun, Z. Chen, J. Lau, F.J.R. Clément, “Noise Coupling in Heavily and Lightly Doped Substrate from Planar Spiral Inductor”, Proc. IEEE International Symposium on Circuits and Systems, pp. 1405–1408, June 1997.
N.K. Verghese, D.J. Allstot, M.A. Wolfe, “Verification Techniques for Substrate Coupling and their Application to Mixed-Signal IC Design”, IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 354–365, March 1996.
Principles of CMOS VLSI Design: A Systems Perspective, 2nd edition, Neil H.E. Weste, Kamran Eshraghian, Addison-Wesley, 1992.
M. Fukuma, W. W. Lui, “MOSFET Substrate Current Model Including Energy Transport”, IEEE Electron Device Letters, vol. 8, no. 5, pp. 214–216, May 1987.
T. Kawahara et al., “Substrate Current Reduction Techniques for BiCMOS DRAM”, IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1381–1388, October 1989.
J.E. Chung et al., “Low-Voltage Hot-Electron Currents and Degradation in Deep-Submicrometer MOSFET’s”, IEEE Trans. Electron Devices, vol. 37, no. 7, pp. 1651–1656, July 1990.
R.B. Merrill, W.M. Young, K. Brehmer, “Effect of Substrate Material in Mixed Analog/Digital Integrated Circuits”, Proc. IEEE International Electron Devices Meeting, pp. 433–436, San Francisco, December 1994.
MEDICI, a two dimensional device simulator program, Technology Modeling Associated, Inc. (TMA), Palo Alto, CA, 1993.
M.J. Loinaz, D.K.Su, B.A. Wooley, “Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits”, Symposium on VLSI Circuits Digest of Technical Papers, pp. 40–41, 1992.
D.K. Su, M.J. Loinaz, S. Masui, B.A. Wooley, “Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits”, IEEE J. Solid-State Circuits, vol. 28, no.4, pp. 420–430, April 1993.
B.R. Stanisic, N.K. Verghese, R.A. Rutenbar, L.R. Carley, D.J. Allstot, “Addressing Substrate Coupling in Mixed-Mode IC’s: Simulation and Power Distribution Synthesis”, IEEE J. Solid-State Circuits, vol. 29, no. 3, pp. 226–237, March 1994.
X. Aragonès, F. Moll, M. Roca, A. Rubio, “Analysis and Modelling of Parasitic Substrate Coupling in CMOS Circuits”, IEE Proceedings-Circuits Devices & Systems, vol. 142, no. 5, pp. 307–312, October 1995.
J.M. Casalta, X. Aragonès, A. Rubio, “Substrate Coupling Evaluation in BiCMOS Technology”, IEEE J. Solid-State Circuits, vol. 32, no. 4, pp. 598–603, April 1997.
H. Hasegawa, M. Furukawa, H. Yanai, “Properties of Microstrip Line on Si-SiO2 System”, IEEE Trans. Microwave Theory Tech., vol. 19, no. 11, pp. 869–875, November 1971.
Fields and Waves in Communication Electronics, S. Ramo, J.R. Whinnery, T. van Duzer, John Wiley & Sons, 1984.
RAPHAEL, an Interconnect Analysis Program, Technology Modeling Associated, Inc. (TMA), Palo Alto, CA, 1994.
K. Joardar, “A Simple Approach to Modeling Cross-Talk in Integrated Circuits”, IEEE J. Solid-State Circuits, vol. 29, no. 10, pp. 1212–1219, October 1994.
I. Rahim, B. Hwang, J. Foerstner, “Comparison of SOI versus Bulk Silicon Substrate Crosstalk Properties for Mixed-Mode IC’s”, Proc. IEEE International SOI Conference, pp. 170.171, 1992.
P. Basedau, Q. Huang, “A Post Processing Method for Reducing Substrate Coupling in Mixed-Signal Integrated Circuits”, Proc. Symposium on VLSI Circuits, pp. 41–42, 1995.
M. Zuffada, R. Alini, M. Demicheli, M. Gregori, D. Moloney, S. Portulari, F. Sacchi, S.O. Arf, V. Condito, R. Castello, “A Single-Chip 9–32 Mb/s Read/Write Channel for Disk-Drive Applications”, IEEE J. Solid-State Circuits, vol. 30, no. 6, pp. 650–659, June 1995.
J. Eklund, R. Arvidson, “A Multiple Sampling, Single A/D Conversion Technique for I/Q Demodulation in CMOS”, IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1987–1994, December 1996.
N.K. Verghese, D.J. Allstot, S. Masui, “Rapid Simulation of Substrate Coupling Effects in Mixed-Mode ICs”, Proc. IEEE Custom Integrated Circuits Conference, pp. 18.3.1–18.3.4, 1993.
T. Gabara, “Reduced Ground Bounce and Improved Latch-up Suppression through Substrate Conduction”, IEEE J. Solid-State Circuits, vol. 23, no. 5, pp. 1224–1232, October 1988.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer Science+Business Media New York
About this chapter
Cite this chapter
Aragonès, X., González, J.L., Rubio, A. (1999). Substrate noise characteristics and propagation. In: Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-3013-5_2
Download citation
DOI: https://doi.org/10.1007/978-1-4757-3013-5_2
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5085-7
Online ISBN: 978-1-4757-3013-5
eBook Packages: Springer Book Archive