Interrupts and Branch Mispredictions

  • Amos R. Omondi
Chapter

Abstract

This chapter deals with the handling of interrupts in pipelined machines and with recovery in the event of branch mispredictions. The first section is a discussion of basic implementation techniques, the second consists of a number of case studies, and the third is a summary.

Keywords

Register File Program Counter Destination Register Execution Unit Page Fault 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Bibliography

  1. 1.
    AMD. 1997. AMD-K6 MMX Processor. Advanced Micro Devices, Sunnyvale, California.Google Scholar
  2. 2.
    CDC. 1987. Cyber 200 Model 205 Computer System —Hardware Reference Manual. Control Data Corporation, St. Paul, Minnessota.Google Scholar
  3. 3.
    Christie, D. 1996. Developing the AMD-K5 architecture. IEEE Micro, 16(2):16–26.CrossRefGoogle Scholar
  4. 4.
    Diefendorff, K. and M. Allen, 1992. Organization of the Motorola 88110 superscalar RISC microprocessor. IEEE Micro, 12(4):40–63.CrossRefGoogle Scholar
  5. 5.
    Dwyer, H. and H.C. Torng. 1992. An out-of-order superscalar processor with speculative execution and fast, precise interrupts. In: Proceedings, 25th International Symposium and Workshop on Microarchitecture, pp 272–281.CrossRefGoogle Scholar
  6. 6.
    Gwenap, L. 1996. Digital 21264 sets new standard. Microprocessor Report, 10(14).Google Scholar
  7. 7.
    Hennessy, J., N. Jouppi, and J. Gill. 1981. MIPS: A VLSI processor. In: H.T. Kung, B. Sproull, and G. Steele (Eds.), VLSI Systems and Computations (Computer Science Press, Rockville, Maryland), pp 347–346.Google Scholar
  8. 8.
    Hwu, W.-M. and Y.N. Patt. 1987. Checkpoint repair for out-of-order execution machines. IEEE Transactions on Computers, C-36(12):1496–1514.CrossRefGoogle Scholar
  9. 9.
    Iacobovici, S. 1988. A pipelined interface for high floating-point performance with precise exceptions. IEEE Micro, 8(3):77–87.CrossRefGoogle Scholar
  10. 10.
    Kumar, A. 1997. The HP PA-8000 RISC CPU. IEEE Micro, 17(2):27–32.CrossRefGoogle Scholar
  11. 11.
    Morris, D. and R.N. Ibbett. 1979. The MU5 Computer System. (Springer-Verlag, New York) pp 30–32.Google Scholar
  12. 12.
    Moudgill, M. and S. Vassiliadis. 1996. Precise interrupts. IEEE Micro, 16(1):58–67.CrossRefGoogle Scholar
  13. 13.
    Okamoto et al 1988. Design considerations for 32-bit microprocessor TX3. In: Digest of Papers, COMPCON, pp 25–29.Google Scholar
  14. 14.
    Popescu, V. et al. 1991. The Metaflow architecture. IEEE Micro, June: 10–13, 63–73.Google Scholar
  15. 15.
    Smith, J.E. and A. R. Pleszkun. 1988. Implementing precise interrupts in pipelined processors. IEEE Transactions on Computers, 37(5):562–573.CrossRefGoogle Scholar
  16. 16.
    Sohi, G. 1990. Instruction issue logic for high-performance interruptible, multiple function unit, pipelined computers. IEEE Transactions on Computers, 39(3):349–359.CrossRefGoogle Scholar
  17. 17.
    Song, S.P., M. Denman, and J. Chang. 1994. The PowerPC 604 microprocessor. IEEE Micro, 14(5):8–17.CrossRefGoogle Scholar
  18. 18.
    Torng, H.C. and M. Day. 1993. Interrupt handling for out-of-order execution processors. IEEE Transactions on Computers, 42 (1) :122–127.CrossRefGoogle Scholar
  19. 19.
    Ullah, N. and M. Holle. 1993. The MC88110 implementation of precise exceptions in a superscalar architecture. Computer Architecture News, 21(1) :15–25.CrossRefGoogle Scholar
  20. 20.
    Wang, C.-J. and F. Emnett. 1993. Implementing precise interruptions in pipelined RISC processors. IEEE Micro, 13(4):36–43.CrossRefGoogle Scholar
  21. 21.
    Williams, T., N. Patkar, and G. Shen. 1995. SPARC64: A 64-b 64-activeinstruction out-of-order-execution MCM processor. IEEE Journal of Solid-State Circuits, 30 (11) :1215–1226.CrossRefGoogle Scholar
  22. 22.
    Yeager, K.C. 1996. The MIPS R10000 superscalar microprocessor. IEEE Micro, 16(2):28–40.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media New York 1999

Authors and Affiliations

  • Amos R. Omondi
    • 1
  1. 1.Department of Computer ScienceFlinders UniversityAdelaideAustralia

Personalised recommendations