Abstract
Substrate noise fundamentals are first presented. Next, reducing the noise created by the digital circuitry is discussed. Decreasing the sensitivity of the analog circuitry is covered, and isolation techniques to minimize noise coupling between areas are identified. Finally, a design example is presented to illustrate the difficulty in correctly identifying substrate-noise coupling.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
T. Schmerbeck, “Noise coupling in mixed-signal ASICs,” Low-power HF microelectronics: a unified approach, pp. 373-430, G. Machado — Editor, IEE, 1996.
N. Verghese, T. Schmerbeck, and D. Allstot, Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits, Kluwer, 1995.
J. Olmstead and S. Vulih, “Noise Problems in Mixed Analog-Digital Integrated Circuits,” IEEE Custom Integrated Circuits Conference, pp. 659-662, May 1987.
R. Merrill, W. Young, and K. Brehmer, “Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits,” IEEE International Electron Devices Meeting, pp. 433-436, December 1994.
K. Joardar, “A Simple Approach to Modeling Cross-Talk in Integrated Circuits,” IEEE J. Solid-State Circuits, vol. 29, no. 10, pp. 1212–1219, October 1994.
A. Viviani, J. Raskin, D. Flandre, J. Colinge, and D. Vanhoenacker, “Extended study of crosstalk in SOI-SIMOX substrates,” IEEE International Electron Devices Meeting, pp. 713-716, December 1995.
M. Pfost, H. Rein, and T. Holzwarth, “Modeling Substrate Effects in the Design of High-Speed Si-Bipolar ICs,” IEEE J. Solid-State Circuits, vol. 31, no. 10, pp. 1493–1501, October 1996.
J. Casalta, X. Aragones, and A. Rubio, “Substrate Coupling Evaluation in BiCMOS Technology,” IEEEJ. Solid-State Circuits, vol. 32, no. 4, pp. 598–603, April 1997.
M. Nagata and A. Iwata, “A Macroscopic Substrate Noise Model for Full Chip Mixed-Signal Design Verification,” IEEE Symposium on VLSI Circuits, pp. 37-38, June 1997.
D. Su, M. Loinaz, S. Masui, and B. Wooley, “Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits”, IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 420–430, April 1993.
F. Clément, Computer Aided Analysis of Parasitic Substrate Coupling in Mixed Digital-Analog CMOS Integrated Circuits, Ph.D. Dissertation No. 1449, Swiss Federal Institute of Technology in Lausanne, 1996.
T. Blalack, J. Lau, F. Clement, and B. Wooley, “Experimental Results and Modeling of Noise Coupling in a Lightly Doped Substrate,” IEDM Technical Digest, pp. 623-626, December 1996.
R. Senthinathan and J. Prince, “Application Specific CMOS Output Driver Circuit Design Techniques to Reduce Simultaneous Switching Noise,” IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1383–1388, December 1993.
D. Cox, D. Guertin, C. Johnson, B. Rudolph, R. Williams, R. Piro, and D. Stout, “VSLI Performance Compensation for Off-Chip Drivers and Clock Generation,” IEEE Custom Integrated Circuits Conference, pp. 14.3.1-14.3.4, May 1989.
M. Ingels and M. Steyaert, “Design Strategies and Decoupling Techniques for Reducing the Effects of Electrical Interference in Mixed-Mode ICs,” IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1136–1141, July 1997.
K. Makie-Fukuda, T. Kikuchi, T. Matsuura, and M. Hotta, “Measurement of Digital Noise in Mixed-Signal Integrated Circuits,” IEEE J. Solid-State Circuits, vol. 30, no. 2, pp. 87–92, February 1995.
Y. Tsividis, Mixed Analog-Digital VLSI Devices and Technology: an Introduction, pp. 220-236, McGraw-Hill, 1996.
R. Pease, “Comments on ‘Analog Layout Using ALAS!’”, IEEE J. Solid-State Circuits, vol. 31, no. 9, pp. 1364–1365, September 1996.
M. Ismail and T. Fiez, Analog VLSI: Signal and Information Processing, pp. 699-726, McGraw-Hill, 1994
T. Blalack and B. Wooley, “The Effects of Switching Noise on an Oversampling A/D Converter,” ISSCC Digest of Technical Papers, Vol. 38, pp. 200–201, February 1995.
E. van der Zwan and E. Dijkmans, “A 0.2-mW CMOS Sigma-Delta Modulator for Speech Coding with 80-dB Dynamic Range,” IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1873–1880, December 1996.
E. van der Zwan, “A 2.3-mW CMOS Sigma-Delta Modulator for Audio Applications,” IEEE International Solid-State Circuits Conference, vol. 40, pp. 220–221, February 1997.
S. Wong, Stanford University, private communication, 1997.
K. Kwan, I. Wemple, and A. Yang, “Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits,” IEEE Symposium on VLSI Circuits, pp. 184-185, June 1996.
L. Williams, B. Boser, E. Liu, and B. Wooley, MIDAS User Manual, Version 2.1, Integrated Circuits Laboratory, Stanford University, August 1990.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Blalack, T. (1999). Design Techniques to Reduce Substrate Noise. In: Huijsing, J., van de Plassche, R., Sansen, W. (eds) Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2983-2_9
Download citation
DOI: https://doi.org/10.1007/978-1-4757-2983-2_9
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5071-0
Online ISBN: 978-1-4757-2983-2
eBook Packages: Springer Book Archive