Skip to main content

The Design of Narrowband CMOS RF Low-Noise Amplifiers

  • Chapter
Analog Circuit Design

Abstract

General conditions for minimizing the noise figure of any linear two-port are reviewed before considering the specific case of a MOSFET low-noise amplifier (LNA). It is shown that the minimum noise figure cannot be obtained over an arbitrarily large bandwidth with networks of low order. For narrowband operation, however, one may construct simple amplifiers whose noise figure and power gain are close to the theoretical optima allowed within an explicit power constraint, and which simultaneously present a specified impedance to the driving source. The effects of overlap (drain-gate) capacitance, short-channel carrier heating, substrate resistance (“epi noise”), and gate interconnect resistance are also considered. Amplifier noise figures of 1.5dB or better at 10mW are achievable in the 1–2GHz range with 0.5μm technology, and improve with scaling.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. T. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, Chapter 10, Cambridge University Press, 1998.

    Google Scholar 

  2. R. Jindal, “Distributed Substrate Resistance Noise in Fine-Line NMOS Field-Effect Transistors,” IEEE Trans, on Electron Devices, vol. ED-32, no. 11, Nov. 1985, pp. 2450–2453.

    Article  Google Scholar 

  3. D. Shaeffer and T. Lee, “A 1.5V, 1.5GHz CMOS Low Noise Amplifier,” IEEEJ. Solid-State Circuits, vol. 32, no. 5, May, 1997, pp. 745–759.

    Article  Google Scholar 

  4. G. Brenna, “LNA Research,” Diploma Thesis, École Polytechnique Fédérale de Lausanne, Feb. 1998.

    Google Scholar 

  5. D. Shaeffer et al., “A 115mW CMOS GPS Receiver,” ISSCC Digest of Technical Papers, Feb. 1998.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer Science+Business Media Dordrecht

About this chapter

Cite this chapter

Lee, T.H. (1999). The Design of Narrowband CMOS RF Low-Noise Amplifiers. In: Huijsing, J., van de Plassche, R., Sansen, W. (eds) Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2983-2_13

Download citation

  • DOI: https://doi.org/10.1007/978-1-4757-2983-2_13

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-5071-0

  • Online ISBN: 978-1-4757-2983-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics