Abstract
In this chapter several issues concerning system-level synthesis starting from VHDL specifications are discussed. We concentrate here on aspects which are characteristic to the synthesis of hardware components. Specifications containing subprograms and interacting processes are of main interest in this context. The last section is devoted to the problem of specifying timing constraints and of hardware synthesis under restrictions imposed by such constraints.
Keywords
Advance Feature Data Path Tabu Search Algorithm Simulation Cycle Synthesis Tool
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Preview
Unable to display preview. Download preview PDF.
Copyright information
© Springer Science+Business Media Dordrecht 1998