Prototyping and Emulation
ASICs will continue to grow increasingly complex. Errors of specification, design and implementation are unavoidable. Consequently, designers need validation methods and tools to ensure a perfect design before the production is started. Errors caught after fabrication incur not only added production costs, but also delay the product, which is an increasingly serious detriment in today’s fast-paced international markets. “First-time-right silicon” is, therefore, one of the most important goals of chip-design projects.
KeywordsFormal Verification Fault Simulation Emulation System Logic Simulation VHDL Code
Unable to display preview. Download preview PDF.