Abstract
Digital system simulators play an important role in the design and analysis of digital systems. Traditionally, the simulator user-interface provides little more than the ability to set breakpoints, advance the simulation to a particular future (simulation) time, and examine, set and trace data values. In this chapter, the ability to perform simulation time data analysis is examined. In particular, an ability to attach precompiled simulation time monitors is considered. Three approaches for the insertion of these monitors are introduced. Finally, several example scenarios of monitor use in digital system simulation are presented.
Support for this work was provided in part by the Defense Advanced Research Projects Agency under contract J-FBI-93–116, monitored by the department of Justice.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Z. Aral and I. Gertner, “Non-intrusive and interactive profiling in Parasight,” ACMSIGPLAN Notices, 23(9):21–30, September 1988.
Z. Aral and I. Gertner, “High-level debugging in Parasight, ”ACM SIGPLAN Notices, 24(1):151–162, January. 1989.
P. J. Ashenden, “Teaching computer architecture using VHDL,” In VHDL International Users’ Forum (VIUF), pages 203–211. VHDL International, October 1993.
L. M. Augustin, D. C. Luckham, B. A. Gennart, Y. Huh, and A. G. Stanculescu, Hardware Design and Simulation in VAL/VHDL, Kluwer Academic Publishers, Norwell, MA, 1991.
C. C. Charlton, P. H. Leng, and D. M. Wilkinson, “Program monitoring and analysis: Software structures and architectural support”, Software—Practice and Experience, 20(9):859–867, September 1990.
M. Ducassé, “Opium+, a meta-debugger for Prolog,” In Proceedings of the European Conference on Artificial Intelligence, pages 272–277, Munich, August 1988.
M. Ducassé and A.-M. Emde, “Opium: A debugging environment for Prolog development and debugging research,” ACM Software Engineering Notes, 16(1):54–59, January 1991.
H. Garcia-Molina, F. Germano, and W. H. Kohler, “Debugging a distributed computing system,” IEEE Transactions on Software Engineering, SE-10(2):210–219, March 1984.
J. C. Huang, “Program instrumentation and software testing”, IEEE Computer, 11(4):25–32, April 1978.
Intermetrics, Bethesda, MD, VHDL Design Environment (VDE) User’s Manual, version 3.0 (unix) edition, December 1990.
G. D. Jordan, B. B. Popli, and R. M. Apte, “ILS Interactive Logic Simulator,” In Proceedings of the 20th Design Automation Conference, pages 719–720, June 1983.
M. A. Kearney, “DECSIM: A multi-level simulation system for digital design,” In Proceedings of the IEEE International Conference on Computer Design, pages 206–209, October 1984.
D. Ku and G. De Micheli, “Hardware C: A language for hardware design,” Technical Report CSL-TR-90–419, Computer System Laboratory, Stanford University, August 1990. (Version 2.0).
H. E. Kulsrud, “Extending the interactive debugging system Helper,” In R. Rustin, editor, Debugging Techniques in Large Systems, pages 77–91. Prentice-Hall, 1971.
T. J. LeBlanc and J. M. Mellor-Crummey, “Debugging parallel programs with Instant Replay,” IEEE Transactions on Computers, C-36(4):471–482, April 1987.
N. Mause, “Abstract data types in the VHDL description and simulation environments,” Master’s thesis, Dept. of Electrical & Computer Engineering, Univ. of Cincinnati, Cincinnati, OH, 1991.
J. K. Morison, N. E. Peeling, and T. L. Thorp, “The design rational of ELLA, a hardware design and description language, ”Proc. 7th Int. Conf. on Computer Hardware Description Languages, pages 303–320, Aug. 1985.
D. Notkin and W. G. Griswold, “Enhancement through extension: The extension interpreter,” ACM SIGPLAN Notices, 22(7):45–55, July 1987.
D. M. Ogle, K. Schwan, and R. Snodgrass, “The dynamic monitoring of realtime distributed and parallel systems,” Technical Report GIT—ICS-90/23, School of Information and Computer Science, Georgia Institute of Technology, Atlanta, GA, May 1990.
D. A. Patterson and J. L. Hennessey, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, Inc, San Mateo, CA, 1990.
D. L. Perry, VHDL, McGraw—Hill, New York, NY, 2nd edition, 1994.
B. Plattner and J. Nievergelt, “Monitoring program execution: A survey,” IEEE Computer, 14(11):76–93, November 1981.
R. L. Probert, “Optimal insertion of software probes in well-delimited programs,” IEEE Transactions on Software Engineering, SE -8(1):34–42, January 1982.
R. D. Schiffenbauer, “Interactive debugging in a distributed computational environment,” Master’s thesis, Massachusetts Institute of Technology, Cambridge, MA, September 1981. MIT/LCS/TR-264.
W. Sherwood, “An interactive simulation debugging interface for CHDL’s,” In M. Brewer and R. Hartenstein, editors, Computer Hardware Description Languages and their Applications, pages 137–144, Amsterdam, September 1981. North-Holland.
F. van der Linden and I. Wilson, “An interactive debugging environment,” IEEE Micro, 18(8):18–31, August 1985.
Vantage Analysis Systems, Vantage Spreadsheet User’s Guide, Volume I, document number 003, December 1990.
P. A. Wilsey, N. Mause, and P. J. Ashenden, “Abstract data types and the digital system description and simulation environments, ”Current Issues in Electronic Modeling, vol 5: Hardware Component Modeling, pages 33–53, March 1996.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Wilsey, P.A., Vemuri, R., Ashenden, P.J., Mause, N.E. (1997). Programmed Monitoring and Digital System Simulation. In: Bergé, JM., Levia, O., Rouillard, J. (eds) Hardware/Software Co-Design and Co-Verification. Current Issues in Electronic Modeling, vol 8. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2629-9_7
Download citation
DOI: https://doi.org/10.1007/978-1-4757-2629-9_7
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5159-5
Online ISBN: 978-1-4757-2629-9
eBook Packages: Springer Book Archive