Hardware/Software Co-Synthesis: Modelling and Synthesis of Interfaces Using Interpreted Petri Nets

  • Christophe Vial
  • Bruno Rouzeyre
Part of the Current Issues in Electronic Modeling book series (CIEM, volume 8)


When designing a system using software and hardware components, communication modelling and synthesis are key points, since, for instance, communications cost drive hardware/software partitioning. In this chapter we present a method for communication interface synthesis based on a multi-level modelling of communication. By using a specific synthesis tool for each description level, and libraries of protocols and synthesised modules, reuse possibilities are enhanced. Petri Nets are used to model protocol behaviours and evaluate communication capabilities, leading partitioning.


Precedence Constraint Temporal Constraint Processor Core Communication Module Timing Diagram 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    D. Gajski, F. Vhid, S. Narayan, J. Gong “Specification and Design of Embedded Systems, Prentice Hall, 1994zbMATHGoogle Scholar
  2. [2]
    R.K Gupta, G. De Micheli, “System Synthesis via Hardware-Software CoDesign, Computer Systems Laboratory, Technical Report N° CSL-TR-92–548Google Scholar
  3. [3]
    D.E. Thomas, J.K. Adams, H. Schmit, A Model and Methodologiy for Hardware-Software Codesign, IEEE Design & Test of Computers, Sept. 93, p. 6–15Google Scholar
  4. [4]
    T.B. Ismail, A.A. Jerraya, “Synthesis Steps and Design Models for Codesign, COMPUTER, Feb. 95, p.44–52.Google Scholar
  5. [5]
    G.W. Brams, “Réseaux de Petri — Tome 1: Théorie et Analyse, Masson — 1983Google Scholar
  6. [6]
    R. David, H. Alla, “Du GRAFCET aux Réseaux de Petri, Hermes collection T.N.T. automatique — 1992zbMATHGoogle Scholar
  7. [7]
    M. Moalla, “Réseaux de Petri interprétés et Grafcet Technique et Science Informatique, AFCET Ed., Jan 1985, pp: 17–31Google Scholar
  8. [8]
    J. Tankoano, J.C. Derniam, “Réseaux de Petri et applications distribuables Technique et Sciences Informatiques — AFCET Ed., Ap. 1989, pp:339–359Google Scholar
  9. [9]
    Tadao Murata, “Petri Nets: Properties, Analysis and Applications Proceeding of the IEEE, Vol. 77, No.4, April 1989, pp. 541–550.CrossRefGoogle Scholar
  10. [10]
    C.E. Molnar & al., “Synthesis ofdelay-insensitive modules Proceeding of the 1985 Chapel Hill Conference on VLSI, pp: 67–86Google Scholar
  11. [11]
    T.A. Chu, “On the models for designing VLSI asynchronous digital systems The VLSI Journal — N° 4 p. 99–113 – 1986Google Scholar
  12. [12]
    A. S. Wenban, J.W. O’Leary, G.M. Brown, “Codesign of Communication Protocols Computer — Dec 1993, pp 46–52.Google Scholar
  13. [13]
    G. Borriello, R.H. Katz, “Synthesis and Optimization of Interface Transducer Logic ICCAD 1987, 274–277.Google Scholar
  14. [14]
    P. Chou, R. Ortega, G. Borriello, “Synthesis of the Hardware/Software Interface in Microcontroller-Based Systems, ICCAD 1992, pp: 488–495.Google Scholar
  15. [15]
    J.S. Sun, “Design of System-Level Interfaces Ph.D. Thesis, Electronics Research Laboratory, Berkeley 1992Google Scholar
  16. [16]
    K.Y. Yun, D.L. Dill, S.M. Nowik, “Practical Generalizations of Asynchronous States Machines, European Conference on Design Automation, Paris 1993, pp: 525–530.Google Scholar
  17. [17]
    G.G. de Jong, B. Lin, A Communicating Petri Net Model for the Design of Concurrent Asynchronous Modules, 31 st ACM/IEEE Design Automation Conference — 1994, pp: 49–55.Google Scholar
  18. [18]
    S. Hauck, Asynchronous Design Methodologies: An Overview, Proceeding of the IEEE — Vol. 83 — N° 1, Jan 1995, pp: 17–31CrossRefGoogle Scholar
  19. [19]
    M. Mares, JL. Ferrier, “Réseaux de Petri et algèbre (max, +): Deux approches pour l’étude des Systèmes à Evénements Discrets, APII. Volume 28- n° 4 pages 311 à 329–1994Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 1997

Authors and Affiliations

  • Christophe Vial
    • 1
  • Bruno Rouzeyre
    • 1
  1. 1.Laboratoire d’Informatique, de Robotique et de Micro-électroniqueUM II-CNRS 9928Montpellier Cedex 5France

Personalised recommendations