Skip to main content
  • 207 Accesses

Abstract

Arrays represent a very important data structure in VHDL because they represent busses, registers, and memories. The language provides several rules regarding the manipulation of arrays. This section addresses many of those issues, including array operations, array initialization, use of constrained and unconstrained arrays, and mapping of arrays of different sizes. The application of arrays in synthesis is also addressed.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1997 Springer Science+Business Media New York

About this chapter

Cite this chapter

Cohen, B. (1997). Arrays. In: VHDL Answers to Frequently Asked Questions. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2624-4_2

Download citation

  • DOI: https://doi.org/10.1007/978-1-4757-2624-4_2

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4757-2626-8

  • Online ISBN: 978-1-4757-2624-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics