Fault Modeling in Space-Borne Reconfigurable Microelectronic Systems

  • A. Rucinski
  • N. Valverde
  • C. Baron
  • P. Bisgambiglia
  • D. Federici
  • J-F. Santucci
Chapter

Abstract

With diminishing budgets of space agencies around the World, it becomes critical to search for lower cost solutions to keep exploration programs alive. One of the cost contributing factors is the common use of rad-hard electronic devices for space applications. This paper questions this requirement by proposing an alternative which employs highly adaptable microelectronic architecture potentially absorbing the impact of space born defects. The FPGA soft programmable device under study is driven by a rad hard 80186 microprocessor. The proposed experiment, called TRIAD, enables the validation of different fault models in space borne systems, with the expectation of behavioral fault models being most attractive.

Keywords

FPGA Device Lower Cost Solution Logical Architecture Reconfiguration Scheme Earth Copy 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    A.Rucinski and J.L.Pokoski, “Polystructural, Reconfigurable, and Fault-Tolerant Computers”, The IEEE 6th Int. Conf. on Distributed Computing Systems, Cambridge, Massachusetts, May 1986.Google Scholar
  2. [2]
    J.P. Gray and T.A. Kean, “Configurable Hardware: A New Paradigm for Computation”, Proc. Advanced Research in VLSI, ed. C.L. Seitz, March 1989.Google Scholar
  3. [3]
    http://www.xilinx.com/programs/reconfig.htm
  4. [4]
    A. McAuliffe, “Staying Alive: Rad-Hard ICs Continue to Populate Satellites”, Military&Aerospace Electronics, vol. 7, No. 3, March 1996.Google Scholar
  5. [5]
    J.F. Santucci, G. Dray, N. Giambiasi, M. Boumedine, “Methodology to Reduce Computational Cost of Behavioral Test Pattern Generation using Testability Measures”, 29th IEEE/ACM Design Automation Conference, 1992.Google Scholar
  6. [6]
    J.F. Santucci, A.L. Courbis and N. Giambiasi, “Behavioral Testing of Digital Circuits”, Journal of Microelectronic Systems Integration, March 1993.Google Scholar
  7. [7]
    K. Levenson and K. Reister, “A High Capability, Low Cost University Satellite for Astrophysical Research”, 8th Annual AIAA/USU Conference on Small Satellites, Logan UT, August/September 1994.Google Scholar
  8. [8]
    K. LaBel, “Radiation Effects and Analysis Home Page”, WEB Site, http://flick.gsfc.nasa.gov/radhome.htm/Google Scholar
  9. [9]
    The Programmable Logic Data Book., Xilinx, Inc., 1993.Google Scholar
  10. [10]
    R.T. Maniwa, “Reconfigurability: logical computing”, Integrated System Design, June 1995.Google Scholar
  11. [11]
    Tien-Hsin Chao, “Dynamically reconfigurable optical morphological processor”, NASA Tech Briefs, vol. 20, No. 2, February 1996.Google Scholar
  12. [12]
    Ch. Stroud et al., “Built-in self-test of logic blocks in FPGAs”, submitted to the 14th IEEE VLSI Test Symposium, Princeton, NJ, April/May 1996.Google Scholar
  13. [13]
    J.A. Clark and D.K. Pradhan, “Fault injection: a method for validating computer-system dependability”, Computer, June 1995.Google Scholar
  14. [14]
    C. Baron and J.C. Geffroy, “Synthesis of Identification Methods: Application to Performance Testing”, Journal of Microelectronic Systems Integration, December 1994.Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 1997

Authors and Affiliations

  • A. Rucinski
    • 1
  • N. Valverde
    • 1
  • C. Baron
    • 2
  • P. Bisgambiglia
    • 3
  • D. Federici
    • 3
  • J-F. Santucci
    • 3
  1. 1.University of New HampshireUSA
  2. 2.INSAT/DGEI/GERIIToulouseFrance
  3. 3.University of CorsicaFrance

Personalised recommendations