Abstract
Multi-level logic optimization figures prominently in the synthesis of very large integrated circuits. Sections 5.1 to 5.3 briefly review basic approaches in multilevel logic optimization. The main objective of this chapter is to demonstrate the intimate relationship between algorithmic concepts of test generation, the AND/OR reasoning of Chapters 3 and 4 and common notions of logic synthesis. Section 5.6 develops a new approach to multi-level logic optimization based on the methods presented in Chapters 3 and 4.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Kunz, W., Stoffel, D. (1997). Logic Optimization. In: Reasoning in Boolean Networks. Frontiers in Electronic Testing, vol 9. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2572-8_5
Download citation
DOI: https://doi.org/10.1007/978-1-4757-2572-8_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5176-2
Online ISBN: 978-1-4757-2572-8
eBook Packages: Springer Book Archive