Introduction

  • Douglas E. Ott
  • Thomas J. Wilderotter
Chapter

Abstract

Logic synthesis tools and hardware description languages are beginning to create a revolution in the way ASIC systems are designed. This major change is primarily a result of rapidly moving developments in semiconductor technology and design processes as well as the general need for improving both design quality and productivity. This introductory chapter will discuss, from a management viewpoint, what synthesis is and why it has been developed, the advantages of using VHDL based synthesis, and some of the facts, the hype, and the misconceptions that may be confusing to someone trying to assess the process. The rest of the book is then devoted to the issues of how to put VHDL synthesis successfully into your current design practice.

Keywords

Design Cycle Hardware Description Language Synthesis Tool Logic Synthesis VHDL Code 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer Science+Business Media New York 1994

Authors and Affiliations

  • Douglas E. Ott
    • 1
  • Thomas J. Wilderotter
    • 1
  1. 1.ITT AvionicsUSA

Personalised recommendations