Skip to main content
SpringerLink
Log in

CMOS Buffer Amplifiers

  • Chapter
Book cover Analog Circuit Design

Abstract

This paper gives a tutorial presentation on the design of buffer amplifiers in CMOS technology. These are circuits that must drive a load made up of either a large capacitor or a small resistor or both. The core of the paper deals with special purpose buffer amplifiers intended for a specific application most often within a mixed analog/digital system integrated on a single chip. Several architectures for both input class A/B and output push-pull stages are discussed and compared. Issues like quiescent current control, frequency compensation, open loop and closed loop linearity are analysed in detail with the help of many examples.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. R. Castello and P.R. Gray “A High-Performance Micropower Switched-Capacitor Filter”, IEEE J. Solid-State Circuits, vol. SC-20, December 1985, pp. 1122–1132.

    Google Scholar 

  2. M.G. Degrauwe, J. Rijmenants, E. Vittoz, and H. DeMan, “Adaptive Biasing CMOS Amplifiers”, IEEE J. Solid-State Circuits, vol. SC-17, June 1982, pp. 522–528.

    Google Scholar 

  3. M.G. Degrauwe and W. Sansen, “Novel Adaptive Biasing Amplifier”, Electron. Lett., vol. 19, no. 3, February 1983, pp. 92–93.

    Article  Google Scholar 

  4. L.G.A. Callawert and W.M.C. Sansen, “Class AB CMOS Amplifiers with High Efficiency”, IEEE J. Solid-State Circuits, vol. SC-25, June 1990, pp. 684–691.

    Google Scholar 

  5. B.K. Ahuja, P.R. Gray, W.M. Baxter, and G.T. Uehara, “A programmable CMOS dual channel interface processor for telecommunications applications”, IEEE J. Solid-State Circuits, vol. SC-19, December 1984, pp. 892–899.

    Google Scholar 

  6. J.A. Fisher, “A High-Performance CMOS Power Amplifier”, IEEE J. Solid-State Circuits, vol. SC-20, December 1985, pp. 1200–1205.

    Google Scholar 

  7. H. Khorramabady, J. Anidjar, and T.R. Peterson, “A Highly-Efficient CMOS Line Driver with 80 dB Linearity for ISDN U-interface Applications”, ISSCC Dig. Tech. Papers, February 1992, pp. 192–193.

    Google Scholar 

  8. R. Castello, F. Lari, L. Tomasini, and M. Siligoni, “100 V High Performance Amplifiers in BCD Technology for SLIC Applications”, European Solid-State Circuits Conference, Grenoble, September 1990, pp. 177–180.

    Google Scholar 

  9. K.E. Brehmer and J.B. Wieser, “Large Swing CMOS Power Amplifier” IEEE J. Solid-State Circuits, vol. SC-18, December 1983, pp. 64–69.

    Google Scholar 

  10. D. Sanderowicz and G. Nicollini, Private communication.

    Google Scholar 

  11. S.L. Wong and C.A.T. Salama, “An Efficient CMOS Buffer for Driving Large Capacitive Loads”, IEEE J. Solid-State Circuits, vol. SC-21, June 1986, pp. 464–469.

    Google Scholar 

  12. M.D. Pardoen and M.G.R. Degrauwe, “A Rail-to-Rail Input/Output CMOS Power Amplifier”, IEEE Custom Integrated Circuits Conference, 1989, pp.25.5.1–25. 5. 4.

    Google Scholar 

  13. R. Castello, G. Nicollini, and P. Monguzzi, “A High-Linearity 50-W CMOS Differential Driver Output Stage”, IEEE J. Solid-State Circuits, vol. SC-24, December 1991, pp. 1809–1816.

    Google Scholar 

  14. J.N. Babanezhad, “A Rail-to-Rail CMOS Op Amp”, IEEE J. Solid-State Circuits, vol. SC-23, December 1988, pp. 1414–1417.

    Google Scholar 

  15. F.N.L. Op’t Eynde, P.F.M. Ampe, L. Verdeyen, and W.M.C. Sansen, “A CMOS Large-Swing Low-Distortion Three-Stage Class AB Power Amplifier”, IEEE J. Solid-State Circuits, vol. SC-25, February 1990, pp. 265–273.

    Google Scholar 

  16. P.R. Gray and R.G. Meyer, “MOS Operational Amplifier Design–A Tutorial Overview”, IEEE J. Solid-State Circuits, vol. SC-17, December 1982, pp. 969–982.

    Google Scholar 

  17. J.E. Solomon “The monolithic op amp: a tutorial study” IEEE J. Solid-State Circuits, vol. SC-9, December 1974, pp. 314–332.

    Google Scholar 

  18. R.D. Jolly and R.H. Mc Charles “A Low-Noise Amplifier for Switched-Capacitor Filters”, IEEE J. Solid-State Circuits, vol. SC-17, no. 6, December 1982, pp. 1192–1194.

    Article  Google Scholar 

  19. B.K. Ahuja, “An Improved Frequency Compensation Technique for CMOS Operational Amplifiers”, IEEE J. Solid-State Circuits, vol. SC-18, no. 6, December 1983, pp. 629–633.

    Google Scholar 

  20. D.M. Monticelli, “A Quad CMOS Single-Supply Op Amp with Rail-to-Rail Output Swing”, IEEE J. Solid-State Circuits, vol. SC-21, December 1986, pp. 1026–1034.

    Google Scholar 

  21. J.H. Huij sing and D. Linebarger, “Low-Voltage Operational Amplifier with Rail-to-Rail Input and Output Ranges”, IEEE J. Solid-State Circuits, vol. SC-20, December 1985, pp. 1144–1150.

    Google Scholar 

  22. B.Y. Kamath, R.G. Meyer, and P.R. Gray, “Relationship between Frequency Response and Settling Time of Operational Amplifier”, IEEE J. Solid-State Circuits, vol. SC-9, December 1974, pp. 347–352.

    Google Scholar 

  23. R.G.H. Eschauzier, L.P.T. Kerklaan, and J.H. Huijsing, “A 100 MHz 100 dB Operational Amplifier with Multipath Nested Miller Compensation Structure”, ISSCC Dig. Tech. Papers, February 1992, pp. 196–197.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Dipartimento di Elettronica, Università di Pavia, Pavia, Italy

    Rinaldo Castello

Authors
  1. Rinaldo Castello
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Delft University of Technology, Delft, The Netherlands

    Johan H. Huijsing

  2. Radio and Data Transmission Systems, Philips Research, Eindhoven, The Netherlands

    Rudy J. van der Plassche

  3. K.U. Leuven, Heverlee, Belgium

    Willy Sansen

Rights and permissions

Reprints and permissions

Copyright information

© 1993 Springer Science+Business Media Dordrecht

About this chapter

Cite this chapter

Castello, R. (1993). CMOS Buffer Amplifiers. In: Huijsing, J.H., van der Plassche, R.J., Sansen, W. (eds) Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2233-8_6

Download citation

  • DOI: https://doi.org/10.1007/978-1-4757-2233-8_6

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-5131-1

  • Online ISBN: 978-1-4757-2233-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation