Analog Cell-Level Synthesis using a Novel Problem Formulation

  • L. Richard Carley
  • P. C. Maulik
  • Emil S. Ochotta
  • Rob A. Rutenbar

Abstract

A novel formulation of the cell-level analog circuit synthesis problem is presented in this chapter. This novel formulation is characterized by the use of encapsulated device evaluators, the use of do-free biasing, and the use of Asymptotic Waveform Estimation to compute low order pole/zero models of small signal transfer functions. This synergistic combination of elements makes it possible to design high performance analog circuits using high accuracy device models while requiring greatly reduced expert designer input in the form of equations describing circuit behavior.

Keywords

Performance Prediction Analog Circuit Phase Margin Device Model Node Voltage 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    E. Berkcan and M. d’Abreu and W. Laughton, Analog Compilation Based on Successive Decompositions, in Proceedings of 25th Design Automation Conference, pp.369–375. ACM/IEEE, 1988Google Scholar
  2. [2]
    M.G.R. Degrauwe et al., IDAC: An Interactive Design Tool for Analog CMOS Circuits, IEEE Journal of Solid-State Circuits, Vol. SC-22, No. 6, pp. 1106–1116, Dec. 1987CrossRefGoogle Scholar
  3. [3]
    R.K. Brayton et al., A Survey of Optimization Techniques for Integrated-Circuit Design, Proceedings of the IEEE, Vol. 69, No. 10, pp. 1334–1362, Oct. 1981CrossRefGoogle Scholar
  4. [4]
    W.T. Nye et al., DELIGHT.SPICE: An Optmization-Based System for the Design of Integrated Circuits, IEEE Transactions on Computer-Aided Design, Vol. 7, No. 4, pp. 501–519, April 1988CrossRefGoogle Scholar
  5. [5]
    B.J. Sheu et al., BSIM: Berkeley Short-Channel IGFET Model for MOS Transistors, IEEE Journal of Solid-State Circuits, Vol. SC-22, No.4, pp. 55 8–566, Aug. 1987Google Scholar
  6. [6]
    G.G.E. Gielen and H.C.C. Walscharts and W.M.C. Sansen, ISAAC: A Symbolic Simulator for Analog Integrated Circuits, IEEE Journal of Solid-State Circuits, Vol. 24, No. 6, pp. 1587–1597, Dec. 1989Google Scholar
  7. [7]
    G.G.E. Gielen and H.C.C. Walscharts and W.M.C. Sansen, Analog circuit design optimization based on symbolic simulation and simulated annealing, IEEE Journal of Solid-State Circuits, Vol. 25, No. 3, pp. 707–714, June 1990CrossRefGoogle Scholar
  8. [8]
    G.D. Hachtel and R.A. Rohrer, Techniques for the Optimal Design and Synthesis of Switching Circuits, Proceedings IEEE, Vol. 55, No. 11, Nov. 1967Google Scholar
  9. [9]
    H.Y. Koh and C.H. Sequin and P.R. Gray, OPASYN: A Compiler for CMOS Operational Amplifiers, IEEE Transactions on Computer-Aided Design, Vol. 90, No. 2, pp. 113–125, Feb. 1990CrossRefGoogle Scholar
  10. [10]
    P.C. Maulik and L.R. Carley, Automating analog circuit design using constrained optimization techniques, Proceedings of ICCAD, Nov. 1991Google Scholar
  11. [11]
    K. Nakamura and L. R. Carley, A current-based positive-feedback technique for efficient cascode bootstrapping, Proc. VLSI Circuits Symposium, June 1991Google Scholar
  12. [12]
    K. Nakamura and L.R. Carley, An Enhanced Fully-Differential Folded-Cascode Op Amp, IEEE Journal of Solid-State Circuits, Vol. 27, No. 4, April 1992Google Scholar
  13. [13]
    Z-Q. Ning and T. Mouthaan and H. Wallinga, SEAS: A Simulated Evolution Approach to Analog Circuit Synthesis, Proceedings of Custom Integrated Circuits Conference, IEEE, 1991Google Scholar
  14. [14]
    E.S. Ochotta and R.A. Rutenbar and L. R. Carley, Equation-Free Synthesis of High-Performance Linear Analog Circuits, Proc. Brown/MIT Conference on Advanced Research in VLSI and Parallel Systems, March 1992Google Scholar
  15. [15]
    L.T. Pillage and R.A. Rohrer, Asymptotic waveform evaluation for timing analysis, IEEE Transactions on Circuits and Systems, Vol. CAD-9, No. 4, April 1990Google Scholar
  16. [16]
    R. Harjani and R.A. Rutenbar and L.R. Carley, OASYS: A Framework for Analog Circuit Synthesis, IEEE Transactions on Computer-Aided Design, Vol. 8, No. 12, pp. 1247–1266, Dec. 1989CrossRefGoogle Scholar
  17. [17]
    J-M. Shyu and A. Sangiovanni-Vincentelli, ECSTASY: A New Environment for IC Design Optimization, Proceedings of ICCAD, pp. 484–487, 1988Google Scholar
  18. [18]
    K. Swings and S. Donnay and W.Sansen, HECTOR: A Hierarchical topology-Construction Program for Analog Circuits Based on A Declarative Approach to Circuit Modeling, Proceedings of Custom Integrated Circuits Conference, IEEE, 1991Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 1993

Authors and Affiliations

  • L. Richard Carley
    • 1
  • P. C. Maulik
    • 1
  • Emil S. Ochotta
    • 1
  • Rob A. Rutenbar
    • 1
  1. 1.Department of Electrical and Computer EngineeringCarnegie Mellon UniversityPittsburghUSA

Personalised recommendations