Abstract
Latchup is a key concern to bulk CMOS. It stems from parasitic bipolar transistors, which are structurally inherent to bulk CMOS. These transistors can be activated in various ways, and as CMOS technologies are scaled down, both in dimension and in circuit delay, this variety grows. Under certain conditions the activated transistors can dominate circuit behavior. However, with proper process and layout design, CMOS chips can be operated under relatively harsh conditions without ever encountering latchup. What is proper can vary with application — the type of chip, its performance, package, allowable cost, etc. This book will provide the insight — as well as some useful analysis, characterization, and avoidance techniques — for assessing what is proper in each application.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1986 Springer Science+Business Media New York
About this chapter
Cite this chapter
Troutman, R.R. (1986). Introduction. In: Latchup in CMOS Technology. The Springer International Series in Engineering and Computer Science, vol 13. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-1887-4_1
Download citation
DOI: https://doi.org/10.1007/978-1-4757-1887-4_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5199-1
Online ISBN: 978-1-4757-1887-4
eBook Packages: Springer Book Archive