Abstract
The main problem with the PC, ISA and EISA busses is that the transfer rate is normally much slower than the system clock. This is wasteful in processor time and generally reduces system performance. For example, if the system clock is running at 50 MHz and the EISA interface operates at 8 MHz then for 84% of the data transfer time the processor is doing nothing. This chapter discusses the main local busses and the next discusses motherboard design.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Buchanan, B. (1999). Local Bus and PC Motherboard. In: Handbook of Data Communications and Networks. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-0905-6_54
Download citation
DOI: https://doi.org/10.1007/978-1-4757-0905-6_54
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-0907-0
Online ISBN: 978-1-4757-0905-6
eBook Packages: Springer Book Archive