Abstract
Getting rid of the ‘von Neumann’ bottleneck in the shift from sequential to non-sequential computation, a new communication bottleneck arises because of the interplay between locality of computation, communication, and the number of dimensions of physical space. As a consequence, realistic models for non-sequential computation should charge extra for communication, in terms of time and space. We give a proposal for this that is more subtle, but mutatis mutandis similar to the transition from unit cost to logarithmic cost in the sequential Random Access Machine model. The space cost of communication is related with the topology of the communication graph. We use a new lower bound on the average interconnect (edge) length in terms of diameter and symmetry of the topology. This lower bound is technology independent, and shows that many interconnection topologies of today’s multicomputers do not scale well in the physical world with 3 dimensions.
The initial part of this work was performed at the MIT Laboratory for Computer Science, supported in part by the Office of Naval Research under Contract N00014-85-K-0168, by the Office of Army Research under Contract DAAG29-84-K-0058, by the National Science Foundation under Grant DCR-83-02391, and by the Defense Advanced Research Projects Agency (DARPA) under Contract N00014-83-K-0125.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Harary, F., Graph Theory, Addison-Wesley, Reading, Mass., 1969.
Leighton, F.T. and A. Rosenberg, “Three-dimensional circuit layouts,” Tech. Rept. TM-262, MIT, Laboratory for Computer Science, Cambridge, Mass., June, 1984.
Mead, C. and L. Conway, Introduction to VLSI Systems, Addison-Wesley, Reading, Mass., 1980.
Mead, C. and M. Rem, “Minimum propagation delays in VLSI,” IEEE J. on SolidState Circuits, vol. SC-17, 1982, 773–775; Correction: ibid, vol. SC-19, 1984, 162.
Ullman, J.D., Computational Aspects of VLSI, Computer Science Press, Rockville, Maryland, 1984.
Vitányi, P.M.B., “Non-sequential computation and Laws of Nature,” in VLSI Algorithms and Architectures, Lecture Notes in Computer Science, vol. 227, Springer Verlag, Berlin, 1986, 108–120.
Vitányi, P.M.B., “Locality, Communication, and Interconnect Length in Multicomputers,” SIAM J. on Computing, to appear.
Vitányi, P.M.B., “Area penalty for sublinear signal propagation delay on chip,” Proceedings 26th Annual IEEE Symposium on Foundations of Computer Science, 1985, 197–207.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1988 Plenum Press, New York
About this chapter
Cite this chapter
Vitányi, P.M.B. (1988). A Modest Proposal for Communication Costs in Multicomputers. In: Tewksbury, S.K., Dickinson, B.W., Schwartz, S.C. (eds) Concurrent Computations. Springer, Boston, MA. https://doi.org/10.1007/978-1-4684-5511-3_12
Download citation
DOI: https://doi.org/10.1007/978-1-4684-5511-3_12
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4684-5513-7
Online ISBN: 978-1-4684-5511-3
eBook Packages: Springer Book Archive