Skip to main content

Abstract

In this paper we introduce the probability of fault occurrence. For a modeled fault (e.g., a stuck fault) this is the probability with which the fault will occur on a chip. The occurrence of a fault is only observable as fault indication by a test capable of detecting it. We determine the probability of fault occurrence from chip test data. No attempt is made to find these probabilities for individual faults but they are determined only as a distribution for all faults. Combined with detection probabilities (related to the conventional fault coverage), fault occurrence probabilities provide a revised coverage requirement versus chip quality relation.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. V. D. Agrawal, S. C. Seth, and P. Agrawal, “Fault Coverage Requirement in Production Testing of LSI Circuits,” IEEE Journal of Solid-State Circuits, Vol. SC-27, pp. 57–61, Feb. 1982.

    Google Scholar 

  2. S. C. Seth and V. D. Agrawal, “Characterizing the LSI Yield from Wafer Test Data,” IEEE Trans. on CAD, Vol. CAD-3, pp. 123–126, April 1984.

    Google Scholar 

  3. T. W. Williams and N. C. Brown, “Defect Level as a Function of Fault Coverage,” IEEE Trans. Computers, Vol. C-30, pp. 987–988, December 1981.

    Google Scholar 

  4. W. R. Mann, Private communication.

    Google Scholar 

  5. P. T. Wagner, Private communication.

    Google Scholar 

  6. B. W. Woodhall, B. D. Newman, and A. G. Sammuli, “Empirical Results on Undetected CMOS Stuck-Open Failures,” Proc. hit. Test Conf., Washington, D.C., pp. 166–170, September 1987.

    Google Scholar 

  7. V. D. Agrawal, H. Farhat, and S. Seth, “Test Generation by Fault Sampling,” Proc. Int. Conf. Comp. Des. (ICCD-88), Rye Brook, NY, October 1988.

    Google Scholar 

  8. A. Papoulis, Probability, Random Variables, and Stochastic Processes, McGraw-Hill, New York, 1965.

    MATH  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1989 Plenum Press, New York

About this chapter

Cite this chapter

Seth, S.C., Agrawal, V.D. (1989). On the Probability of Fault Occurrence. In: Koren, I. (eds) Defect and Fault Tolerance in VLSI Systems. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-6799-8_4

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-6799-8_4

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4615-6801-8

  • Online ISBN: 978-1-4615-6799-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics