Abstract
Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power dissipated by a digital system determines its heat dissipation as well as battery life. For some designs, power has become the most constringent constraint. Power reduction methods have been proposed at all levels — from system to device.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
C. Lennard and A. Newton. An Estimation Technique to Guide Low Power Resynthesis Algorithms. In Proceedings of the International Symposium on Low Power Design, pages 227–232, April 1995.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media New York
About this chapter
Cite this chapter
Monteiro, J., Devadas, S. (1997). Conclusion. In: Computer-Aided Design Techniques for Low Power Sequential Logic Circuits. The Springer International Series in Engineering and Computer Science, vol 387. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-6319-8_9
Download citation
DOI: https://doi.org/10.1007/978-1-4615-6319-8_9
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-7901-0
Online ISBN: 978-1-4615-6319-8
eBook Packages: Springer Book Archive