Abstract
Computer simulation has been applied to VLSI design for several decades. Most simulation programs operate on mathematical models which mimic the physical laws and properties of the object under simulation. Today, simulation is used for functional verification, performance, cost, reliability and power analysis. Many simulation languages have been developed specifically for IC’s. For example in digital logic simulation, VHDL (Very High Speed IC Hardware Description Language) and Verilog are two popular languages being used. Special purpose hardware has also been developed to speed up the simulation process.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
B. Chowla, H. Gummel and P. Kozah, “MOTIS — an MOS Timing Simulator,” IEEE Transactions on Circuits and Systems, vol. 22, no. 12, pp. 901–910, Dec. 1975.
W. Eisenmann and H. Graeb, “Fast Transient Power and Noise Estimation for VLSI Circuits,” Proceedings of International Conference of Computer-Aided Design, pp. 252–257, 1994.
B. George, G. Yeap, M. Wloka, S. Tyler and D. Gossain, “Power Analysis for Semi-Custom Design,” Proceedings of IEEE Custom Integrated Circuits Conference, pp. 249–252, 1994.
P. Landman and J. Rabaey, “Activity-sensitive Architectural Power Analysis,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 6, pp. 571–587, Jun. 1996.
J. Satyanarayana and K. Parhi, “HEAT: Hierarchical Energy Analysis Tool,” Proceedings of Design Automation Conference, pp. 9–14, 1996.
R. Mehra and J. Rabaey, “Behavioral Level Power Estimation and Exploration,” Proceedings of International Workshop on Low Power Design, pp. 197–202, 1994.
F. Najm, “A Survey of Power Estimation Techniques in VLSI Circuits,” IEEE Transactions on VLSI Systems, vol. 2, no. 4, pp. 446–455, Dec. 1994.
C. Huang, B. Zhang, A. Deng and B. Swirski, “The Design and Implementation of PowerMill,” Proceedings of International Symposium on Low Power Design, pp. 105–109, 1995.
J. Hayes, “An Introduction to Switch-level Modeling,” IEEE Design and Test of Computers, vol. 4, no. 4. pp. 18–25, Aug. 1987.
R. Bryant, “A Switch-level Model and Simulator for MOS Digital Systems.” IEEE Transactions on Computers, vol. 33, no. 2, pp. 160–177, Feb. 1984.
M. Favalli and L. Benini, “Analysis of Glitch Power Dissipation in CMOS ICs,” Proceedings of International Symposium on Low Power Design, pp. 123–128, 1995.
H. Xie, S. Vrudhula, D. Gaitonde, G. Yeap and A. Reyes, “An Efficient Method for Power Characterization of RTL Components Based on a Model of the Power Impact of Input Bits,” Technical Report, TR-CLPE-1296-102, University of Arizona.
P. Landman and J. Rabaey, “Architectural Power Analysis: The Dual Bit Type Model,” IEEE Transactions on VLSI Systems, vol. 3, no. 2, pp. 173–187, Jun. 1995.
R. Burch, F. Najm, P. Yang and T.N. Trick, “A Monte Carlo Approach for Power Estimation,” IEEE Transactions on VLSI Systems, vol. 1, no. 11, pp. 63–71, Mar. 1993.
A. Hill and S. Kang, “Determining Accuracy Bounds for Simulation-Based Switching Activity Estimation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits andSystems, vol. 15, no. 6, pp. 611–618, Jun. 1996.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1998 Springer Science+Business Media New York
About this chapter
Cite this chapter
Yeap, G. (1998). Simulation Power Analysis. In: Practical Low Power Digital VLSI Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-6065-4_2
Download citation
DOI: https://doi.org/10.1007/978-1-4615-6065-4_2
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-7778-8
Online ISBN: 978-1-4615-6065-4
eBook Packages: Springer Book Archive