Abstract
The art of power analysis and optimization of integrated circuits used to be a narrow speciality in analog circuit design. It is now appearing in the mainstream digital design community affecting all aspects of the design process. The interests in lowpower chips and systems are driven by both business and technical needs. The industry for low power consumer electronic products is booming with a rapidly expanding market. At the same time, newer generations of semiconductor processing technologies present more stringent requirements to the power dissipation of digital chips due to increased device density, speed and complexity.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
N. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A System Perspective, Second Edition, Addison-Wesley, 1993.
D. Bursky, “Power Reduction Schemes Promise Cool Digital ICs,” Electronic Design, vol. 43, no. 1, Jan. 1995.
“Energy Star Computers, Introducing the Energy Star Computers Program,” United States Environmental Protection Agency, EPA 430-F93-049, Nov. 1993. Also in http://es.inel.gov/partners/estar/strcompl.html.
“Purchasing An Energy Star Computer,” United States Environmental Protection Agency, EPA 430-K-94-006, Jul. 1994. Also in http://es.inel.gov/partners/estar/strcomp2.html
H. Veendrick, “Short-Circuit Dissipation of Static CMOS Circuitry and its Impact on the Design of Buffer Circuits,” IEEE Journal of Solid-State Circuits, vol. 19, no. 8, pp. 468–473, Aug. 1984.
L. Glasser and D. Dobberpuhl, The Design and Analysis of VLSI Circuits, Addison-Wesley, 1985.
S. Sze, VLSI Technology, Second Edition, McGraw-Hill, New York, 1988.
A. Chandrakasan, S. Sheng and R. Brodersen, “Low-power CMOS Digital Design,” IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 473–484, Apr. 1992.
D. Singh, J. Rabaey, M. Pedram, F. Catthoor, S. Rajgopal, N. Sehgal and T. Mozdzen, “Power Conscious CAD Tools and Methodologies: A Perspective,” Proceedings of the IEEE, vol. 83, no. 4, pp. 570–593, Apr. 1995.
A. Chandrakasan and R. Brodersen, “Minimizing Power Consumption in Digital CMOS Circuits,” Proceedings of the IEEE, vol. 83, no. 4, pp. 498–523, Apr. 1995.
S. Devadas and S. Malik, “A Survey of Optimization Techniques Targeting Low Power VLSI Circuits,” Proceedings of Design Automation Conference, pp. 242–247, 1995.
M. Pedram, “Power Minimization in IC Design: Principles and Applications,” ACM Transactions on Design Automation of Electronic Systems, vol. 1, no. 1, pp. 3–56, Jan. 1996.
G. Yeap and A. Wild, “Introduction to Low-Power VLSI Design,” International Journal of High Speed Electronics and Systems, vol. 7, no. 2, pp. 1–26, Jun. 1996.
A. Wolfe, “Opportunities and Obstacles in Low-Power System-Level CAD,” Proceedings of Design Automation Conference, pp. 15–20, 1996.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1998 Springer Science+Business Media New York
About this chapter
Cite this chapter
Yeap, G. (1998). Introduction. In: Practical Low Power Digital VLSI Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-6065-4_1
Download citation
DOI: https://doi.org/10.1007/978-1-4615-6065-4_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-7778-8
Online ISBN: 978-1-4615-6065-4
eBook Packages: Springer Book Archive