Abstract
In previous chapters, we have described techniques for minimum area and minimum period retiming, and have reviewed extensions of the idea to retiming control logic while maintaining the initial states. In this chapter, we will overview the application of gate-level retiming under other scenarios and other objective functions.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer Science+Business Media New York
About this chapter
Cite this chapter
Maheshwari, N., Sapatnekar, S.S. (1999). Miscellaneous Issues in Retiming. In: Timing Analysis and Optimization of Sequential Circuits. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-5637-4_7
Download citation
DOI: https://doi.org/10.1007/978-1-4615-5637-4_7
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-7579-1
Online ISBN: 978-1-4615-5637-4
eBook Packages: Springer Book Archive