Skip to main content

Test Application Schemes for Testing Delay Defects

  • Chapter
Delay Fault Testing for VLSI Circuits

Part of the book series: Frontiers in Electronic Testing ((FRET,volume 14))

  • 216 Accesses

Abstract

Unlike stuck-at fault testing, delay testing is closely tied to the test application strategy. This means that before tests for delay faults are derived it is necessary to know how these tests will be applied to the circuit. The testing strategy depends on the type of the circuit (combinational, scan, non-scan or partial scan sequential) as well as on the speed of the testing equipment. Ordinarily, testing delay defects requires that the test vectors be applied to the circuit at its intended operating speed. However, since high speed testers require huge investments, testers currently used in test facilities could be slower than the new designs that need to be tested on them. Testing high speed designs on slower testers requires special test application and test generation strategies.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer Science+Business Media New York

About this chapter

Cite this chapter

Krstić, A., Cheng, KT. (1998). Test Application Schemes for Testing Delay Defects. In: Delay Fault Testing for VLSI Circuits. Frontiers in Electronic Testing, vol 14. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-5597-1_2

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-5597-1_2

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-7561-6

  • Online ISBN: 978-1-4615-5597-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics