Abstract
Design methods of sequential networks in Chapters 6 and 7 do not consider the effects of delay of logic elements, nor the influence on circuit operation produced by propagation delay in the interconnections (parasitic delay). However, in practical design, we have to consider the delays of gates and their variance.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer Science+Business Media New York
About this chapter
Cite this chapter
Sasao, T. (1999). Delay and Asynchronous Behavior. In: Switching Theory for Logic Synthesis. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-5139-3_8
Download citation
DOI: https://doi.org/10.1007/978-1-4615-5139-3_8
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-7339-1
Online ISBN: 978-1-4615-5139-3
eBook Packages: Springer Book Archive