Skip to main content

Abstract

This chapter presents the dynamic semantics of a VHDL description as a declarative definition of the state space evaluated by the description. The state space consists of the values of declared signals and ports in the description.1 Since the net result of evaluating a VHDL description is reflected in the changes in values of its signals, the ‘waveforms’ of signals represent a semantics of the description. Thus, the ultimate goal in the definition of the semantics is to specify a set of time intervals spanning the entire simulation of the given VHDL description and to define the values of all signals in the description in those time intervals. The model presented herein is called the Dynamic Model and is based on the normal form of the Static Model as defined in Chapter 5.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Notes

  1. Files also form a part of the state space but they are not covered in this work.

    Google Scholar 

  2. The term virtual time was coined by Jefferson [28] to refer to simulation time in his description of the Time Warp paradigm for synchronizing parallel discrete event simulations.

    Google Scholar 

  3. It is assumed that simulation does not stop at any time.

    Google Scholar 

  4. The only case when they may not be equal is that of arrays which are not characterized herein.

    Google Scholar 

  5. The time intervals should be chosen such that the value of the signal is constant during the interval.

    Google Scholar 

  6. t has been chosen to be a delta interval for the sake of convenience.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer Science+Business Media New York

About this chapter

Cite this chapter

Umamageswaran, K., Pandey, S.L., Wilsey, P.A. (1999). The Dynamic Model. In: Formal Semantics and Proof Techniques for Optimizing VHDL Models. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-5123-2_8

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-5123-2_8

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-7331-5

  • Online ISBN: 978-1-4615-5123-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics