Skip to main content

Signal Delay in VLSI Systems

  • Chapter
  • 130 Accesses

Abstract

In order to understand the timing characteristics of a synchronous digital system—specifically, the delays within the data paths and clock distribution network—a more complete understanding of the properties of signal delay in VLSI systems is necessary. The topic of signal delay in VLSI-based systems is examined in detail in this chapter. Delay metrics are first analyzed and certain definitions are introduced in Section 3.1. A more thorough analytical treatment of the subject of computing delay in CMOS integrated circuits is presented in Section 3.2.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Notes

  1. Although the delay can be defined from any point X to any other point Y, the points X and Y typically correspond to an input and an output of a logic gate, respectively. In such a case, the signal delay from X to Y is the propagation delay of the gate.

    Google Scholar 

  2. Also, a gate may have asymmetric signal paths, whereby a gate would switch faster in one direction than in the other direction.

    Google Scholar 

  3. MOSFET ≡ Metal-Oxide-Semiconductor Field Effect Transistor

    Google Scholar 

  4. Derivation of the PMOS IV equations is straightforward by accounting for the changes in voltage and current directions.

    Google Scholar 

  5. Typically, device channel length is chosen to be the minimum geometry permitted by the technology and therefore cannot be decreased to further increase β.

    Google Scholar 

  6. I, II, III, IV, and V for slower input signals.

    Google Scholar 

  7. Short-channel MOS devices in general.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer Science+Business Media New York

About this chapter

Cite this chapter

Kourtev, I.S., Friedman, E.G. (2000). Signal Delay in VLSI Systems. In: Timing Optimization Through Clock Skew Scheduling. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-4411-1_3

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-4411-1_3

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-6985-1

  • Online ISBN: 978-1-4615-4411-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics