Abstract
We propose and evaluate a simplified technique for studying the architectural behavior of database workloads. This “microbenchmark” technique poses simple queries of the database to generate the same dominant I/O patterns exhibited in more complex, fully-scaled workloads. The potential benefits from this microbenchmark approach include smaller hardware requirements, less extensive workload parameter tuning, and simpler database parameter tuning. We demonstrate that the microbenchmark workload exhibits processor and memory system behavior relatively similar to that of the more complex standardized benchmarks. We also enumerate several factors that impact the representativeness of these microbenchmark workloads.
This work was performed as part of the author’s dissertation research.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
A. G. Ailamaki, D. J. DeWitt, M. D. Hill, and D. A. Wood. “DBMSs on modern processors: Where does time go?” to appear in Proc. of the 25th International Conference on Very Large Databases (VLDB’ 99), September 1999.
R. H. Arpaci-Dusseau, A. C. Arpaci-Dusseau, D. E. Culler, J. M. Hellerstein, and D. A. Patterson. “The architectural costs of streaming I/O: a comparison of workstations, clusters, and SMPs,” Proc. 4th Symposium on High-Performance Computer Architecture (HPCA-4), pages 90–101, February 1998.
L. Barroso, K. Gharachorloo and E. Bugnion. “Memory system characterization of commercial workloads,” In Proc. of the 25th Intl. Symposium on Computer Architecture (ISCA), June 1998.
D. Bhandarkar and J. Ding. “Performance characterization of the Pentium Pro processor.” In Proc. of HPCA-3, February, 1997.
Q. Cao, P. Trancoso, J.-L. Larriba, J. Torrellas, B. Knighten, and Y. Won. “Detailed characterization of a quad Pentium Pro server running TPC-D,” Proc. of the Intl. Conference on Computer Design (ICCD), October 1999.
R. P. Colwell and R. L. Steck. “A 0.6um BiCMOS processor with dynamic execution.” In International Solid State Circuits Conference (ISSCC) Digest of Technical Papers, pages 176–177, February 1995.
Z. Cvetanovic and D. Bhandarkar. “Performance characterization of the alpha 21164 microprocessor using tp and spec workloads.” In Proc. of HPCA-2, pages 270–280, February 1996.
Z. Cvetanovic and D. D. Donaldson. “AlphaServer 4100 performance characterization.” Digital Technical Journal. 8(4):3–20, 1996
R. J. Eickemeyer, R. E. Johnson, S. R. Kunkel, M. S. Squillante, and S. Liu. “Evaluation of multithreaded uniprocessors for commercial application environments.” In Proc. of the 21st ISCA, June 1996, pp. 203–212.
J. Gray. The Benchmark Handbook for Database and Transaction Processing Systems. Morgan Kaufmann Publishers, Inc., 2nd edition, 1993. http://www.benchmarkresources.com/handbook/index.html.
L. Gwennap. “Intel’s P6 uses decoupled superscalar design.” Microprocessor Report, 9(2):9–15, 1995.
Informix Dynamic Server Administrator’s Guide, Vol. 1 and Vol. 2., Informix Corporation.
Intel Corporation.Penrtium Pro family developer’s manual, volume 3: Operating system writer’s manual. Intel Corporation, 1996, Order number 242692.
K. Keeton. “Computer architecture support for database applications,” PhD dissertation, Univ. of California at Berkeley, July 1999.
K. Keeton, Y. Q. He, and D. A. Patterson. “Performance characterization of decision support database workloads on a commodity SMP,” submitted for publication.
K. Keeton, D. A. Patterson, Y. Q. He, R. C. Raphael, and W. E. Baker. “Performance characterization of the quad Pentium Pro SMP using OLTP workloads.” In Proc. of the 25th ISCA, June 1998. An extended version of this paper is available as University of California Computer Science Division Technical Report UCB/CSD-98-1001.
J. L. Lo, L. A. Barroso, S. J. Eggers, K. Gharachorloo, H. M. Levy, and S. S. Parekh. “An analysis of database workload performance on simultaneous multithreaded processors.” In Proc. of the 25th ISCA, June 1998.
T. Lovett and R. Clapp. “STiNG: A CC-NUMA computer system for the commercial marketplace.” In Proc. of the 23rd ISCA, pp. 308–317, May 1996.
A. Maynard, et al. “Contrasting characteristics and cache performance of technical and multi-user commercial workloads.” In Proc. of the 6th Intl. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VI), pages 145–156, October 1994.
L. McVoy and C. Staelin. “lmbench: Portable tools for performance analysis.” In Proc. of the USENIX 1996 Annual Technical Conference, January 1996.
D. Papworth. “Tuning the Pentium Pro microarchitecture.” IEEE Micro, pages 8–15, April, 1996.
S. E. Perl and R. L. Sites. “Studies of windows NT performance using dynamic execution traces,” In Proc. of the Second USENIX Symposium on Operating Systems Design and Implementation (OSDI), pages 169–184,1996.
P. Ranganathan, et al. “Performance of database workloads on shared-memory systems with out-of-order processors,” In Proc. of ASPLOS-VIII, October 1998.
M. Rosenblum, et al. “The impact of architectural trends on operating system performance.” In Proc. of the 15th ACM SOSP, pages 285–298, December 1995.
D. Slutz. Personal communication, February 1999.
S. S. Thakkar and M. Sweiger. “Performance of an OLTP application on Symmetry multiprocessor system.” In Proc. of the 17th ISCA, June 1990, pp. 228–238.
J. Torrellas, et al. “Characterizing the cache performance and synchronization behavior of a multiprocessing operating system.” In Proc. of ASPLOS-V, pages 162–174, October 1992.
TPC-C audited benchmark executive summaries, available from http://www.tpc.org/.
TPC-H and TPC-R audited benchmark executive summaries, available from http://www.tpc.org/.
Transaction Processing Performance Council. TPC Benchmark H (Decision Support) Standard Specification, Revision 1.1.0,1998. ulhttp://www.tpc.org.
Transaction Processing Performance Council. TPC Benchmark R (Decision Support) Standard Specification, Revision 1.0.1,1998, ulhttp://www.tpc.orp.
P. Trancoso, J.-L. Jwarriba-Pey, Z. Zhang and J. Torrellas. “The memory performance of DSS commercial workloads in shared-memory multiprocessors.” In Proc. of HPCA-3, February 1997.
B. Verghese, S. Devine, A. Gupta and M. Rosenblum. “Operating system support for improving data locality on CC-NUMA computer servers.” In Proc. of ASPLOS-VI, pages 279–289, October 1996.
T. Yeh and Y. Patt. “Two-level adaptive training branch prediction.” In Proc. IEEE Micro-24, pages 51–61, November 1991.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer Science+Business Media New York
About this chapter
Cite this chapter
Keeton, K., Patterson, D.A. (2000). Towards a Simplified Database Workload for Computer Architecture Evaluations. In: John, L.K., Maynard, A.M.G. (eds) Workload Characterization for Computer System Design. The Springer International Series in Engineering and Computer Science, vol 542. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-4387-9_3
Download citation
DOI: https://doi.org/10.1007/978-1-4615-4387-9_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-6973-8
Online ISBN: 978-1-4615-4387-9
eBook Packages: Springer Book Archive