Skip to main content

Cyber: High Level Synthesis System from Software into ASIC

  • Chapter
High-Level VLSI Synthesis

Part of the book series: The Springer International Series in Engineering and Computer Science ((SECS,volume 136))

Abstract

Recent advances in integrated circuit fabrication technology have led to larger and more complex logic circuits. Thus, it is becoming more important to have powerful synthesis tool in order to reduce the chip design cost. Up to now, logic synthesis systems have been used for designing main-frame computers, workstations and personal computers. Since the size of logic circuit becomes larger, the designers need higher level synthesis tools than the conventional logic synthesis systems.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. M.C. McFarland, A.C. Parker, R. Camposano, “Tutorial on High-Level Synthesis”, Proc. 25th DAC, pp330–335, 1988.

    Google Scholar 

  2. A.E. Casavant, et al., “A Synthesis Environment for Designing DSP Systems”, IEEE Design and Test, 35–45, April, 1989.

    Google Scholar 

  3. S. Note, et al., “Automated Synthesis of High-Speed Cordic Algorithm with the Cathederal III compilation system, Proc. ISCAS’88, 851–584,1988.

    Google Scholar 

  4. T. Yoshimura et al, “A Rule-based and Algorithmic Approach for Logic Synthesis”, International Workshop on Logic Synthesis Research, May 12–15,1987.

    Google Scholar 

  5. M. Ishikawa, et al.,“Automatic Layout Synthesis for FIR Filters Using a Silicon Compiler”, Proc. ISCAS’90,2588–2589 1990.

    Google Scholar 

  6. M. Ishikawa and T. Yoshimura, “A New Module Generator with Structural Routers and a Graphical Interface”, Proc. ICCAD’88,436–439,1988.

    Google Scholar 

  7. C. Tseng, D.P. Siewiorek, “Automated Synthesis of Data Paths in Digital Systems”, IEEE Trans. on CAD, pp379–395, 1986.

    Google Scholar 

  8. P. Marwedel, “A New Synthesis Algorithm for the MIMOLA software system”, Proc. 23rd DAC, pp271–277, 1986.

    Google Scholar 

  9. M.C. McFarland, “Using Bottom-Up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioral Descriptions”, Proc. 23rd DAC, 1986.

    Google Scholar 

  10. A.C. Parker, et al, “MAHA:A Program for Datapath Synthesis”, Proc. of 23rd DAC, pp416–424, 1986.

    Google Scholar 

  11. N. Park and A.C. Parker, “SEHWA:A Program for Synthesis of pipelines”, Proc. of 23rd DAC, pp454–460, 1986.

    Google Scholar 

  12. P.G. Paulin, J.P. Knight, “Force-Directed Scheduling in Automatic Data Path Synthesis”, Proc. 24th DAC, pp195–202, 1987.

    Google Scholar 

  13. R. Camposano and W. Rosenstiel, “Synthesizing Circuits From Behavioral Descriptions”, IEEE Trans. on CAD, Vol.8,No.2, pp171–180, 1989.

    Google Scholar 

  14. V. Berstis, “The V Compiler: Automating Hardware Design”, IEEE Design & Test of Computers, April, pp8–17, 1989.

    Google Scholar 

  15. R. Camposano, “Path-Based Scheduling for Synthesis”,IEEE trans. on CAD, Vol.10,No.1, pp85–93,1991.

    Google Scholar 

  16. A. Orailoglu and D.D Gajski, “ Flow Graph Representation”, Proc. 23rd DAC, pp503–509, 1986.

    Google Scholar 

  17. C.J. Tseng, et al, “Bridge:A Versatile Behavioral Synthesis System”, Proc. 25th DAC, pp415–420, 1988.

    Google Scholar 

  18. K. Wakabayashi and T. Yoshimura, “A Resource sharing and Control Synthesis Method for Conditional Branches”, ICCAD’89,62–65,Nov 1989

    Google Scholar 

  19. S. Kato, T. Sasaki, “FDL:A Structural Behavior Description Language”, CHDL’83,pp137–152,1983

    Google Scholar 

  20. K. Wakabayashi, T. Yoshimura,“ A Method on Control Synthesis”, IPSC Proc. of VLD88, 1988, pp31–38. 37th IPSJ,1988.

    Google Scholar 

  21. K. Wakabayashi,“An Algorithmic Behavior and Function Description Language and a Logic Synthesis Technique”, Proc. of the 35th IPSJ, 1988.

    Google Scholar 

  22. R. Camposano, “Path-Based Scheduling for Synthesis”, IEEE Trans. on CAD. Vol.10. No.1, Jan 1991.

    Google Scholar 

  23. Y. Futamura et al, “Design and Implementation of Programs by Problem Analysis Diagram (PAD)”, Trans. of IPSJ vol.21 No.4, 1980.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1991 Springer Science+Business Media New York

About this chapter

Cite this chapter

Wakabayashi, K. (1991). Cyber: High Level Synthesis System from Software into ASIC. In: Camposano, R., Wolf, W. (eds) High-Level VLSI Synthesis. The Springer International Series in Engineering and Computer Science, vol 136. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3966-7_6

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-3966-7_6

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-6771-0

  • Online ISBN: 978-1-4615-3966-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics