Abstract
The High-level IBM Synthesis system HIS is the result of ongoing efforts at the T.J. Watson Research Center, the Advanced Business Systems Division and IBM’s Electronic Design Systems. The main goal is to explore design automation for synchronous digital systems at levels above the logic level in a practical environment.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Benchmarks for the Fifth International Workshop on High-Level Synthesis, 1991. Available through electronic mail at HLSW@decwrl.dec.com
AV. Aho, R Sethi, and J.D. UllmanCompilers: Principles, Techniques and Tools Reading MA: Addison-Wesley, 1986.
RA Bergamaschi, R Camposano, and M. Payer, “Area and Performance Optimizations in Path-Based Scheduling,” EDAC’91 Amsterdam, The Netherlands, February 1991
RA Bergamaschi, R Camposano, and M. Payer, “Data path Synthesis Using Path Analysis,” Proceedings 28th ACM/[EEE Design Automation Conference San Francisco, CA, June 1991.
V. Berstis, D. Brand, and R Nair, “An Experiment in Silicon Compilation,” 1985 ISCAS Proceedings pp. 655–658, Kyoto, June 1985.
RK. Brayton, N.L. Brenner, C.L. Chen, G. DeMicheli, C.T. McMullen, and RH.J.M. Otten, “The YORKTOWN Silicon Compiler,” 1985 [SCAS Proceedings pp. 391–394, Kyoto, June 1985.
RK. Brayton, R Camposano, G. DeMicheli, RH.J.M. Otten, and J.T.J. van Eijndhoven, “The Yorktown Silicon Compiler System,” in D. Gajski, editor Silicon Compilation Addison-Wesley, 1988.
R.K. Brayton, G. Hachtel, C.T. McMullen, and A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, 1984.
R. Camposano, “Structural Synthesis in the Yorktown Silicon Compiler,” in C.H. Sequin, editor VLSI’87 VLSI Design of Digital Systems pp. 61–72, Vancouver: North-Holland, 1988.
R. Camposano, “Design Process Model in the Yorktown Silicon Compiler,” Proc. 25th Design Automation Conference A naheim, California: ACM/IEEE, June 1988.
R. Camposano, “Path-Based Scheduling for Synthesis,”IEEE Transactions on Computer-Aided Design vol. 10, no. 1, pp. 85–93, January 1991.
R. Camposano and R.A. Bergamaschi, “Synthesis using Path-Based Scheduling: Algorithms and Exercises„” Proceedings of the 27th Design Automation Conference pp. 450–455, Orlando, Fa, June 1990.
R. Camposano and R.A. Bergamaschi, “Redesign Using State Splitting„” Proceedings of the First EDAC pp. 157–161, Glasgow, UK, March 1990.
R. Camposano and W. Rosenstiel, “A Design Environment for the Synthesis of Integrated Circuits,” 11th Symposium on Microprocessing and Microprogramming EUROMICRO’85 Brussels, 1985.
R. Camposano and W. Rosenstiel, “Synthesizing Circuits from Behavioral Descriptions,” IEEE Transactions on Computer-Aided Design vol. 8, no. 2, pp. 171–180, February 1989.
R. Camposano, L.F. Saunders, and R.M. Tabet, “High-Level Synthesis from VHDL,” IEEE Design&Test of Computers, March 1991.
R. Camposano and R.M. Tabet, “Design Representation for the Synthesis of Behavioral VHDL Models,” in J.A. Darringer, F.J. Rammig, editor Proceedings CHDL’89 Elesevier Science Publishers, 1989.
R. Camposano and J.T.J van Eijndhoven, “Combined Synthesis of Control Logic and Data Path,” Procedings of the ICCAD’87 Santa Clara, Ca, November 1987.
G.J. Chaitin, M.A. Auslander, A.K. Chandra, J. Cocke, M.E. Hopkins, and P.W. Markstein, “Register Allocation via Coloring,” Journal on Computer Languages vol. 6, pp. 47–57, 1981.
J.A. Darringer, D. Brand, J.V. Gerbi, W.H. Joyner Jr., and L. Trevillyan, “LSS: A System for Production Logic Synthesis,” IBM Journal of Research and Development, vol. 28, no. 5, September 1984.
S. Davidson, D. Landskov, B.D. Shriver, and P.W. Mallet, “Some Experiments in Local Microcode Compaction for Horizontal Machines,”IEEE Transactions on Computers, vol. C-30, no. 7, pp. 460–477, July 1981.
P. Dewilde, E. Deprettere, and R. Nouta, “Parallel and Pipelined VLSI Implementation of Signal Processing Algorithms,” in S.Y. Kung, H.J. Whitehouse, T. Kailath, editor VLSI and Modern Signal Processing pp. 258–264, Prentice Hall, 1985.
N.D. Dutt, T. Haddley, and D.D. Gajski, “An Intermediate Representation for Behavioral Synthesis,” Proceedings 27th ACM/IEEE DAC pp. 14–19, Orlando, FL, June 1990.
L.J. Hafer and A.C. Parker, “A Formal Method for the Specification, Analysis and Design of Register-Transfer Level Digital Logic,”IEEE Transactions on CADvol. 2, no. 1, pp. 4–18, January 1983.
C.Y. Hitchcock III and D.E. Thomas, “A Method of Automated Data Path Synthesis,”Proceedings 20th Design Automation Conferencepp. 484–489, June 1983.
IEEE, Standard VHDL Language Reference Manual, New York: The Institute of Electrical and Electronics Engineers, Inc., March 1988.
S.D. Johnson, Synthesis of Digital Designs from Rcursion Equations, Cambridge, Massachusetts: MIT Press, 1983.
D.W. Knapp and A.C. Parker, “A Unified Representation for Design Information,” 7th International Symposium on Computer Hardware Description Languages and their Applications pp. 337–353, Tokyo, August 1985.
J. Lee, Y. Hsu, and Y. Lin, “A new Integer Linear Programming Formulation for the Scheduling Problem in Data-Path Synthesis,” ICCAD’89 Santa Clara, Ca, November 1989.
M.C. McFarland, The Value Trace: A Data Base for Automated Digital Design, Design Research Center, Carnegie-Mellon University, Report DRC-01–4–80, December 1978.
M.C. McFarland, A.C. Parker, and R. Camposano, “The High-Level Synthesis of Digital Systems,”Proceedings of the IEEEvol. 78, no. 2, pp. 301–318, February 1990.
C. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley, 1980.
M. Monachino, “Design Verification System For Large-Scale LSI Designs,” IBM J. Res. Develop., vol. 26, no. 1, January 1982.
A.C. Parker, J. Pizarro, and M. Mlinar, “MAHA: A Program for Datapath Synthesis,” Proceedings of the 23rd Design Automation Conference pp. 461–466, Las Vegas, June 1986.
P.G. Paulin and J.P. Knight, “Force-Directed Scheduling for the Behavioral Synthesis of ASIC’s,”IEEE Transactions on Computer-Aided Designvol. 8, no. 6, pp. 661–679, June 1989.
P.G. Paulin, J.P. Knight, and E.F. Girzyc, “HAL: A Multi-Paradigm Approach to Automatic Data-Path Synthesis,” Proceedings 23rd Design Automation Conference pp. 263–270, ACM/IEEE, June 1986.
T.K. Philips, New Algorithms to Color Graphs and Find Maximum Cliques, Yorktown Heights: IBM Research Report, Computer Science, 1990.
D. Thomas, E. Lagnese, R. Walker, J. Nestor, J. Rajan, and R. Blackburn Algorithmic and Register-Transfer Level Synthesis: The System Architect’s Workbench Boston: Kluwer Academic Publishers, 1990.
C.J. Tseng and D.P. Siewiorek, “Automated Synthesis of Data Paths in Digital Systems,” IEEE Transactions on Computer-Aided Design vol. CAD-5, no. 3, pp. 379–395, July 1986.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1991 Springer Science+Business Media New York
About this chapter
Cite this chapter
Camposano, R., Bergamaschi, R.A., Haynes, C.E., Payer, M., Wu, S.M. (1991). The IBM High-Level Synthesis System. In: Camposano, R., Wolf, W. (eds) High-Level VLSI Synthesis. The Springer International Series in Engineering and Computer Science, vol 136. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3966-7_4
Download citation
DOI: https://doi.org/10.1007/978-1-4615-3966-7_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-6771-0
Online ISBN: 978-1-4615-3966-7
eBook Packages: Springer Book Archive