Abstract
The previous chapters introduced the engineer to some of the basic concepts in using VHDL for behavioral modeling. This chapter is written to assist the applications engineer familiar with Automatic Gain Control (AGC) and Phase-Locked (PL) loops in applying those concepts. The intention is to incorporate loop behavior into analogdigital modeling and demonstrate the resulting analog-digital simulation. Described is an approach for modeling combined analog-digital loop behavior -- centered on the VHDL behavioral models used to simulate the AGC and PL loops. This approach enables the VHDL simulation of mixed analog-digital hardware designs incorporating these control loops.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
“VIIDL User’s Manual,” No. IR-MD-065–1, lntcrmctrics Inc., Bethesda, MD, 1985.
B. R. Stanisic, “VHDL Simulation Modeling for a Phase-Locked Loop,” Vl-IDL Users’ Group Spring 1990 Meeting, pp. 7.01–7.13, Boston, MA, Apr. 1990.
B. R. Stanisic and M. W. Brown, “VHDL Modeling for Analog-Digital Hardware Designs,” in Proc. IEEE Int. Conf. Computer-Aided Design, pp. 184–187, Nov. 1989.
“IEEE Standard VHDL Language Reference Manual,” IEEE Standard 1076–1987, New York, NY.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1991 Springer Science+Business Media New York
About this chapter
Cite this chapter
Stanisic, B.R. (1991). Modeling of Analog-Digital Loops in VHDL. In: Harr, R.E., Stanculescu, A.G. (eds) Applications of VHDL to Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3964-3_4
Download citation
DOI: https://doi.org/10.1007/978-1-4615-3964-3_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-6770-3
Online ISBN: 978-1-4615-3964-3
eBook Packages: Springer Book Archive