Skip to main content

Abstract

This paper describes a dataflow architecture for artificial intelligence applications in particular parallel logic programming. This machine has a decentralized approach for parallel processing. Dynamic creation of dataflow nodes not only provides higher performance but also reduces bookkeeping overhead.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  • Arvind and Culler, D. E. “Dataflow Architectures,” in Selected Reprints on Dataflow and Reduction Architectures, S. S. Thaker, Washington, DC. IEEE Computer Society Press, pp. 79–101, 1987.

    Google Scholar 

  • Bohm, A. P. W. and Gurd, J. R., “Iterative Instructions in the Manchester Dataflow Computer,” IEEE Trans. Parallel and Distributed Systems, vol. 1, no. 2, pp. 129–139, April 1990.

    Article  Google Scholar 

  • Buehrer, R. and Ekanadhm, K. “Incorporating Data Flow Ideas into von Neumann Processors for Parallel Execution,” IEEE Trans. on Computers, vol. C-36, no. 12, pp. 1515–1522, December 1987.

    Article  Google Scholar 

  • Ciepielewski, A. and Haridi, S., “Execution of Bagof on the OR-Parallel Token Machine,” Proc. Int. Conference on Fifth Generation Computer Systems,pp. 551–560, 1984

    Google Scholar 

  • DeGroot, D., “Restricted AND-Parallelism and Side Effects in Logic Programming,” in Parallel Processing for Supercomputers and Artificial Intelligence, K. Hwang and D. DeGroot (Eds.), New York: McGraw-Hill, pp. 487–522, 1989.

    Google Scholar 

  • Delgado-Frias, J. G. and Moore, W. R. (Eds.), VLSI for Artificial Intelligence. Boston, MA: Kluwer Academic Publishers, 1989.

    Google Scholar 

  • Dennis, J. B., “Dataflow Supercomputers,” in Selected Reprints on Dataflow and Reduction Architectures, S.S. Thaker (Ed.), Washington, DC: IEEE Computer Society Press, pp. 102–110,1987.

    Google Scholar 

  • Dennis, J. B., “Models of Data Flow Computation,” in Control Flow and Data Flow: Concepts of Distributed Programming, Manfred Broy (Ed.), Berlin, Germany: Springer-Verlag, pp. 346–381, 1985.

    Google Scholar 

  • Gurd, J. R., Kirkham, C.C. and Watson, I., “The Manchester Prototype Dataflow Computer,” in Selected Reprints on Dataflow and Reduction Architectures, S.S. Thaker (Ed.), Washington, DC: IEEE Computer Society Press, pp. 111–129, 1987.

    Google Scholar 

  • Henderson, P., Functional Programming: Application and Implementation. Englewood Cliffs, NJ: Prentice-Hall, 1980.

    MATH  Google Scholar 

  • Hillis, W.D., The Connection Machine. Cambridge, Mass.: MIT Press, 1985.

    Google Scholar 

  • Hwang, K. and DeGroot, D. (Eds.), Parallel Processing for Supercomputers and Artificial Intelligence. New York, NY: McGraw-Hill, 1989.

    Google Scholar 

  • McGraw, J. R., “Data Flow Computing: System Concepts and Design Strategies,” in Designing and Programming Modern Computer Systems,vol. 3, S.P. Kartashev and S.I. Kkartashev (Eds), New York: Prentice Hall, 73–125, 1989.

    Google Scholar 

  • Smith, A. J., “Cache Memories,” ACM Computing Surveys, vol. 14, no. 3, pp. 474–530, 1982.

    Article  Google Scholar 

  • Uhr, L., Multi-Computer Architectures for Artificial Intelligence: Towards Fast,Robust, Parallel Systems. New York: John Wiley & Sons, Inc, 1987.

    Google Scholar 

  • Veen, A. H., “Dataflow Machine Architecture,” ACM Computing Surveys, vol. 18, no. 4, pp. 365–396, December 1986.

    Article  Google Scholar 

  • Wah, B. and Li, G-J, Computers for Artificial Intelligence Applications. Washington, DC: IEEE Computer Society Press, 1986.

    Google Scholar 

  • Watson, I. and Gurd, J., “A Practical Data Flow Computer,” IEEE Computer, vol. 15, no. 2, pp. 51–57, February 1982.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1991 Springer Science+Business Media New York

About this chapter

Cite this chapter

Delgado-Frias, J., Ahmed, A., Payne, R. (1991). A Dataflow Architecture for AI. In: Delgado-Frias, J.G., Moore, W.R. (eds) VLSI for Artificial Intelligence and Neural Networks. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3752-6_3

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-3752-6_3

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-6671-3

  • Online ISBN: 978-1-4615-3752-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics