Skip to main content

A Cascadable VLSI Architecture for the Realization of Large Binary Associative Networks

  • Chapter
VLSI for Artificial Intelligence and Neural Networks

Abstract

This paper presents the hardware realization of a binary associative memory. Two designs have been made to provide dedicated VLSI chips. A cascadable architecture allows to build up associative systems consisting of several thousand neurons. To keep costs low and reach a high storing density, standard RAM chips are used for weight storage. The realizable memory systems may be used for arbitrary fast associations or for classification tasks. Due to high speed performance of the hardware, real time problems may be solved.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  • Glesner, M., Huch, M. and Poechmueller W., “Hardware Implementations for Neural Networks”, IFIP Workshop on Parallel Architectures on Silicon, Grenoble, 1989

    Google Scholar 

  • Kohonen, T., Associative Memory, Springer, 1977

    Book  MATH  Google Scholar 

  • Kohonen, T., Self-Organization and Associative Memory, Third Edition, Springer, 1989

    Book  Google Scholar 

  • Palm, G., “On Associative Memory”, Biol. Cybernetics, pp.19–31, 1980

    Google Scholar 

  • Palm, G. and Bonhoeffer, T., “Parallel Processing for Associative and Neuronal Networks”, Biol. Cybernetics,pp.201–204, 1984

    Google Scholar 

  • Poechmueller, W. and Glesner, M., “Handwritten Pattern Recognition with A Binary Associative Memory”, IJCNN 90, San Diego, 1990

    Google Scholar 

  • Poechmueller, W. and Glesner, M., “Supervised Classification with A Binary Associative Memory”, ITG/IEEE Workshop on Microelectronics for Neural Networks, Dortmund, 1990

    Google Scholar 

  • Steinbuch, K., Automat und Mensch, Springer, 1963

    Book  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1991 Springer Science+Business Media New York

About this chapter

Cite this chapter

Poechmueller, W., Glesner, M. (1991). A Cascadable VLSI Architecture for the Realization of Large Binary Associative Networks. In: Delgado-Frias, J.G., Moore, W.R. (eds) VLSI for Artificial Intelligence and Neural Networks. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3752-6_26

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-3752-6_26

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-6671-3

  • Online ISBN: 978-1-4615-3752-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics