Skip to main content

Fully Cascadable Analogue Synapses Using Distributed Feedback

  • Chapter
VLSI for Artificial Intelligence and Neural Networks

Abstract

We have solved the problems of cascadability and process variation for analogue VLSI neural networks. A synapse design is proposed,based on op-amp feedback,which avoids these problems. Other supporting circuitry which automatically determines bias voltages is also discussed. The circuits have been fully simulated and are now being fabricated.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  • Allen, P. E. and Holberg, D. R., CMOS Analog Circuit Design, Holt, Rinehart and Winston, New York, 1987.

    Google Scholar 

  • Denyer, P. B. and Mayor, J., “MOST Transconductance Multipliers for Array Applications,” IEE Proc. Pt. 1, vol. 128, no. 3, pp. 81–86, June 1981.

    Google Scholar 

  • Hamilton, A., Murray, A. F., and Churcher, S., Working Analogue Pulse Stream Neural Network Chips, in this book.

    Google Scholar 

  • Han, Il S. and Park, Song B., “Voltage-Controlled Linear Resistors by MOS Transistors and their Application to Active RC Filter MOS Integration,” Proc. IEEE, pp. 1655–1657, Nov., 1984.

    Google Scholar 

  • Murray, A. F. and Smith, A. V. W., ”Asynchronous Arithmetic for VLSI Neural Systems,“ Electronics Letters, vol. 23, no. 12, pp. 642–643, June, 1987.

    Article  Google Scholar 

  • Murray, A. F. and Smith, A. V. W., “Asynchronous VLSI Neural Networks using Pulse Stream Arithmetic,” IEEE Journal of Solid-State Circuits and Systems, vol. 23, no. 3, pp. 688–697, 1988.

    Article  Google Scholar 

  • Murray, A. F., “Pulse Arithmetic in VLSI Neural Networks,” IEEE MICRO, vol. 9, no. 6, pp. 64–74, 1989.

    Article  Google Scholar 

  • Murray, A. F., Brownlow, M., Hamilton, A., Han, Il Song, Reekie, H. M., and Tarassenko, L., “Pulse-Firing Neural Chips for Hundreds of Neurons,” Neural Information Processing Systems (NIPS) Conference, pp. 785–792, Morgan Kaufmann, 1990.

    Google Scholar 

  • Murray, A. F., Baxter, D., Butler, Z., Churcher, S., Hamilton, A., Reekie, H. M., and Tarassenko, L., “Innovations in Pulse Stream Neural VLSI: Arithmetic and Communications,” IEEE Workshop on Microelectronics for Neural Networks Dortmund,pp. 8–15, 1990.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1991 Springer Science+Business Media New York

About this chapter

Cite this chapter

Baxter, D.J., Murray, A.F., Reekie, H.M. (1991). Fully Cascadable Analogue Synapses Using Distributed Feedback. In: Delgado-Frias, J.G., Moore, W.R. (eds) VLSI for Artificial Intelligence and Neural Networks. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3752-6_20

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-3752-6_20

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-6671-3

  • Online ISBN: 978-1-4615-3752-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics