Skip to main content
  • 585 Accesses

Abstract

Integrated circuit performance depends on both the circuit configuration and the chip implementation. Logic, circuit parameters, and fabrication become united when solving the design puzzle.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 16.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. M. Annaratone, Digital CMOS Circuit Design, Springer Science+Business Media New York, Boston, 1986.

    Book  Google Scholar 

  2. R. J. Antinone and G.W. Brown, “The modeling of resistive interconnects for integrated circuits,” IEEE J. Solid-State Circuits, vol. SC-18, No. 2, pp. 202–210, April, 1983.

    Google Scholar 

  3. Chua, L.O., C.A. Desoer, and E.S. Kuh, Linear and Nonlinear Circuits, McGraw-Hill, New York, 1987.

    MATH  Google Scholar 

  4. H.B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison-Wesley, Reading, MA, 1990.

    Google Scholar 

  5. E.G. Fabricius, Introduction to VLSI Design, McGraw-Hill, New York, 1990.

    Google Scholar 

  6. R.L. Geiger, P.E. Allen, and N.R. Strader, VLSI Design Tech-niques for Analog and Digital Circuits, McGraw-Hill, New York, 1990.

    Google Scholar 

  7. H. Hasegawa, M. Furukawa, and H. Yanai, “Properties of microstrip line on Si-SiO2 system,”, IEEE Trans. Microwave Theory and Tech., vol. MTT-19, pp. 869–881, Nov., 1971.

    Article  Google Scholar 

  8. D.V. Heinbuch, CMOS3 Cell Library, Addison-Wesley, Reading, MA, 1988.

    Google Scholar 

  9. E.H. Hollis, Design of VLSI Gate Array ICs, Prentice-Hall, Englewood Cliffs, NJ, 1987.

    Google Scholar 

  10. R. L. Liboff and G.C. Dalman, Transmission Lines, Waveguides, and Smith Charts, Macmillan, New York, 1985.

    Google Scholar 

  11. H. Guckel, P.A. Brenna, and I. Palocz, “A parallel-plate waveguide approach to microminiaturized, planar transmission lines for integrated circuits,” IEEE Trans. Microwave Theory and Tech., vol. MTT-15, pp. 468–476, Aug., 1967.

    Article  Google Scholar 

  12. W. Maly, Atlas of IC Technologies: An Introduction to VLSI Processes, Benjamin-Cummings, Menlo Park, CA, 1987.

    Google Scholar 

  13. A. Mukherjee, Introcuding to nMOS and CMOS CLSI Systems Design, Prentice-Hall, Englewood Cliffs, NJ, 1986.

    Google Scholar 

  14. S. Ramo, J.R. Whinnery, and T. Van Duzer, Fields and Waves in Communication Electronics, 2nd ed., Wiley, New York, 1984.

    Google Scholar 

  15. W.R. Runyon and K.E. Bean, Semiconductor Integrated Circuit Processing Technology, Addison-Wesley, Reading, MA, 1990.

    Google Scholar 

  16. M.V. Schneider, “Microstrip lines for microwave integrated circuits,” Bell Syst. Technical J., vol. 48, pp. 1421–1444, May-June, 1969.

    Google Scholar 

  17. T. Shibata and E. Sano, “Characterization of MIS Structure Copla-nar Transmission Lines for Investigation of Signal Propagation in Integrated Circuits,” IEEE Trans. Microwave Theory and Tech., vol. 38, No. 7, pp. 881–890, July, 1990.

    Article  Google Scholar 

  18. S.M. Sze, VLSI Technology, 2nd ed., McGraw-Hill, New York, 1988.

    Google Scholar 

  19. R.R. Troutman, Latchup in CMOS Technology, Springer Science+Business Media New York, Boston, 1986.

    Google Scholar 

  20. H. Umimoto and S. Odanaka, “Three-Dimensional Numerical Simulation of Local Oxidation of Silicon,” IEEE Trans. Electron Dev., vol. 38, pp. 505–511, March, 1991.

    Article  Google Scholar 

  21. J. P. Uyemura, Fundamentals of MOS Digital Integrated Circuits, Addison-Wesley, Reading, MA, 1988.

    Google Scholar 

  22. S. Veeraghavan, J.G. Fossum, and W.R. Eisenstadt, “SPICE Simulation of SOI MOSFET Integrated Circuits,” IEEE Trans. Computer-Aided Design, vol. CAD-5, No. 4, pp.653–658, October, 1986.

    Article  Google Scholar 

  23. E.S. Yang, Microelectronic Devices, McGraw-Hill, New York, 1988.

    Google Scholar 

  24. H-T. Yuan, Y-T. Lin, and S-Y. Chiang, “Properties of Interconnections on Silicon, Sapphire, and Semi-Insulating Gallium Arsenide Substrates,” IEEE Trans. Electron Devices, vol. ED-29, No. 4, pp. 639–644, April, 1982.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1992 Springer Science+Business Media New York

About this chapter

Cite this chapter

Uyemura, J.P. (1992). Chip Design. In: Circuit Design for CMOS VLSI. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3620-8_6

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-3620-8_6

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-6609-6

  • Online ISBN: 978-1-4615-3620-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics