Abstract
This chapter discusses the use of signals for component interconnection and process communication. It contains the following sections:
-
• Structural Netlisting
-
• Process Communication
-
• Signal Declaration
-
• Entity Signal Port Declarations
-
• Signal Assignment in a Process
-
• Signal Delay
-
• Sequential Signal Assignment
-
• Simulation Cycle
-
• Simulation and WAIT
-
• Sensitivity List
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1993 Springer Science+Business Media New York
About this chapter
Cite this chapter
Mazor, S., Langstraat, P. (1993). Signals & Signal Assignments. In: A Guide to VHDL. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3216-3_5
Download citation
DOI: https://doi.org/10.1007/978-1-4615-3216-3_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-6412-2
Online ISBN: 978-1-4615-3216-3
eBook Packages: Springer Book Archive