Conclusions

Abstract

The designers of the next generation of VLSI digital circuits are facing a range of problems such as clock skew, scalability, modularity, and power consumption, that seem to be intractable using the current synchronous design methodologies. One way to alleviate or possibly avoid these problems is to shift from the well-established clock-based synchronous design methodology to the relatively new self-timing-based asynchronous design methodology.