Abstract
Formal verification means having a mathematical model of a system, a language for specifying desired properties of the system in a concise, comprehensible and unambiguous way, and a method of proof to verify that the specified properties are satisfied. When the method of proof is carried out substantially by machine, we speak of automatic verification. This book deals with methods of automatic verification as applied to computer hardware.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1993 Springer Science+Business Media New York
About this chapter
Cite this chapter
McMillan, K.L. (1993). Introduction. In: Symbolic Model Checking. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3190-6_1
Download citation
DOI: https://doi.org/10.1007/978-1-4615-3190-6_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-6399-6
Online ISBN: 978-1-4615-3190-6
eBook Packages: Springer Book Archive