Abstract
The dual purpose of this chapter is to review the design and to analyze basic MOS digital circuits using first-order dc and transient design equations. Digital NMOS circuits are covered for completeness. They also highlight commonly used circuit analysis and design techniques. Circuit techniques as well as circuit structures are presented including CMOS transmission gate logic, dynamic CMOS, domino logic, NORA and Zipper circuit structures, CMOS nonthreshold logic and cascade voltage switch logic.
This chapter is based on a tutorial paper by M.I. Elmasry [1] .
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
M.I. Elmasry, Digital MOS Integrated Circuits II, IEEE Press (1992).
M.I. Elmasry, “Digital MOS Integrated Circuits: A Tutorial,” in Digital VLSI Systems, ed. M.I. Elmasry, IEEE Press (1985). Also in M.I. Elmasry, ed., “Digital MOS Integrated Circuits”, IEEE Press Book, 1981
J.P. Uyemura, Fundamentals of MOS Digital Integrated Circuits, Addison-Wesley (1988).
R.H. Crawford, MOSFET in Circuit Design, McGraw Hill (1967).
M.I. Elmasry, “Nanosecond NMOS VLSI Current Mode Logic,” IEEE Trans. on Electron Devices, pp. 781–784 (1982).
Y.P. Tsividis, Operation and Modeling of the MOS Transistor, McGraw Hill (1987).
S.M. Sze, Physics of Semiconductor Devices, 2nd Edition, Wiley Interscience (1981).
T.E. Dillinger, VLSI Engineering, Prentice Hall (1988).
J.R. Burns, “Switching Response of Complementary Symmetry MOS Transistor Logic Circuits,” RCA Review, pp. 627–661 (1964).
R.H. Krambeck et al, “High Speed Compact Circuits with CMOS,” IEEE Journal of Solid-State Circuits, SC-17 pp. 614–619 (1982).
V. Friedman and S. Liu, “Dynamic Logic CMOS Circuits,” IEEE Journal of Solid-State Circuits, SC-19 pp. 263–266 (1984).
N.F. Goncalves and H.J. DeMan, “NORA, A Racefree Dynamic CMOS Technique for Pipeline Logic Structures,” IEEE Journal of Solid-State Circuits, SC-18 pp. 261–266. (1983).
C.M. Lee and E.W. Szeto, “Zipper CMOS,” IEEE Circuits and Dev. Mag., pp. 10–17 (1986).
J.S. Wong et al, “CMOS Nonthreshold Logic (NTL) and Cascode Nonthreshold Logic (CNTL) for High-speed Applications,” IEEE Journal of Solid-State Circuits, 24, No. 3 pp. 779–786 (1989).
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1993 Springer Science+Business Media New York
About this chapter
Cite this chapter
Embabi, S.H.K., Bellaouar, A., Elmasry, M.I. (1993). MOS Digital Integrated Circuits. In: Digital BiCMOS Integrated Circuit Design. The Springer International Series in Engineering and Computer Science, vol 193. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3174-6_5
Download citation
DOI: https://doi.org/10.1007/978-1-4615-3174-6_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-6391-0
Online ISBN: 978-1-4615-3174-6
eBook Packages: Springer Book Archive