Abstract
There are a large number of packaging alternatives available to the design engineer today. This range is not likely to narrow in the near future. The object of this chapter is to provide a framework of understanding for making packaging decisions with the perspective of how best to satisfy the needs of an electronic system.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, New York: Addison Wesley, 1990.
D. Balderes, M. L. White, “Large General Purpose and Super-computing Packaging,” R. R. Tummala, E. J. Rymaszewski, eds., Microelectronics Packaging Handbook, New York: Springer Science+Business Media New York, 1989, Chap.
W. H. Knausenberger, L. W. Schaper, “Interconnection Costs of Various Substrates—The Myth of Cheap Wire,” IEEE Trans CHMT, vol. CHMT-7, pp. 261–267, Sept. 1984.
W. R. Heller, W. F Mikhail, “Packaging Wiring and Terminals,” R. R. Tummala, E. J. Rymaszewski, eds., Microelectronics Packaging Handbook, New York: Springer Science+Business Media New York, 1989, Chap. 2.
C. E. Bancroft, “Design for Assembly and Manufacture,” Electronics Materials Handbook, Vol. 1: Packaging, Materials Park OH: ASM International, 1990, pp. 119–126.
J. L. Hennessy, “Trends in Processor and System Design and the Interaction with Advanced Packaging,” Proc. IEEE-MCMC Multichip Module Conf,(Santa Cruz, CA) pp. 1–3, March 1992.
R. Miracky, et al.,“Rapid Prototyping of Multichip Modules,” Proc. IEEE-MCMC Multichip Module Conf., (Santa Cruz, CA), pp. 163–167, March 1992.
L. L. Moresco, “Electronic System Packaging: The Search for Manufacturing the Optimum in a Sea of Constraints,” IEEE Trans CHMT, vol. CHMT-13, no. 3, pp. 494–508, Sept. 1990.
J. P. Krusius, System Interconnection of High Density Multichip Modules,“ Proc. Internat. Symp. on Advances in Interconnections and Packaging, (Boston, MA), SPIE vol. 1390, pp. 202–213, Nov. 1990.
P. Sandborn, “A Tool for Evaluating Performance and Technology Tradeoffs in Integrated Circuit Packaging,” Proc. NEPCON-East, (Boston, MA) pp. 569–576, June 1991.
D. P. LaPotin, “Early Analysis of Multichip Modules,” Proc 1990 TEPS Internat. Electr. Packaging Symp., (Marlboro, MA), pp. 557–563, Sept. 1990.
P. D. Franzon, et al., “Tools to Aid in Wiring Rule Generation for High Speed Interconnects,” Proc IEEE and ACM Design Automation Conf, (Anaheim, CA), pp. 446–471, June 1992.
J. L. Hennessy, D. A. Patterson, Computer Architecture, A Quantitative Approach, San Mateo CA: Morgan Kauffman, 1990.
S. Przybylski, Cache and Memory Hierarchy Design, San Mateo CA: Morgan Kauffman, 1990.
J. D. Roberts, W. M. Dai, “Early System Analysis of Cache Performance for RISC systems,” Proc. IEEE-MCMC Multichip Module Conf., (Santa Cruz, CA), pp. 130–133, Mar. 1992.
W. M. Su, “MCM and Monolithic VLSI Perspectives Ion Dependencies, Integration, Performance and Economics,” Proc. IEEE Multichip Module Conf., (Santa Cruz,CA), pp. 4–7, Mar 1992.
J. Shiao, D. Nguyen, “Performance Modeling of a Cache System with Three Interconnect Technologies: Cyanate Ester PCB, Chip-on-Board and CU/PI MCM,” Proc. IEEE Multichip Module Conf., (Santa Cruz, CA), pp. 134–137, Mar. 1992.
G. Messner, “Cost-density Analysis of Interconnections,” IEEE Trans. CHMT, vol CHMT-10, no. 2, pp. 143–151, June 1987.
Editor information
Rights and permissions
Copyright information
© 1993 Springer Science+Business Media New York
About this chapter
Cite this chapter
Franzon, P.D. (1993). MCM Package Selection: A Systems Need Perspective. In: Doane, D.A., Franzon, P.D. (eds) Multichip Module Technologies and Alternatives: The Basics. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3100-5_3
Download citation
DOI: https://doi.org/10.1007/978-1-4615-3100-5_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-442-01236-6
Online ISBN: 978-1-4615-3100-5
eBook Packages: Springer Book Archive