Skip to main content
  • 87 Accesses

Abstract

There are a large number of packaging alternatives available to the design engineer today. This range is not likely to narrow in the near future. The object of this chapter is to provide a framework of understanding for making packaging decisions with the perspective of how best to satisfy the needs of an electronic system.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, New York: Addison Wesley, 1990.

    Google Scholar 

  2. D. Balderes, M. L. White, “Large General Purpose and Super-computing Packaging,” R. R. Tummala, E. J. Rymaszewski, eds., Microelectronics Packaging Handbook, New York: Springer Science+Business Media New York, 1989, Chap.

    Google Scholar 

  3. W. H. Knausenberger, L. W. Schaper, “Interconnection Costs of Various Substrates—The Myth of Cheap Wire,” IEEE Trans CHMT, vol. CHMT-7, pp. 261–267, Sept. 1984.

    Google Scholar 

  4. W. R. Heller, W. F Mikhail, “Packaging Wiring and Terminals,” R. R. Tummala, E. J. Rymaszewski, eds., Microelectronics Packaging Handbook, New York: Springer Science+Business Media New York, 1989, Chap. 2.

    Google Scholar 

  5. C. E. Bancroft, “Design for Assembly and Manufacture,” Electronics Materials Handbook, Vol. 1: Packaging, Materials Park OH: ASM International, 1990, pp. 119–126.

    Google Scholar 

  6. J. L. Hennessy, “Trends in Processor and System Design and the Interaction with Advanced Packaging,” Proc. IEEE-MCMC Multichip Module Conf,(Santa Cruz, CA) pp. 1–3, March 1992.

    Google Scholar 

  7. R. Miracky, et al.,“Rapid Prototyping of Multichip Modules,” Proc. IEEE-MCMC Multichip Module Conf., (Santa Cruz, CA), pp. 163–167, March 1992.

    Google Scholar 

  8. L. L. Moresco, “Electronic System Packaging: The Search for Manufacturing the Optimum in a Sea of Constraints,” IEEE Trans CHMT, vol. CHMT-13, no. 3, pp. 494–508, Sept. 1990.

    Google Scholar 

  9. J. P. Krusius, System Interconnection of High Density Multichip Modules,“ Proc. Internat. Symp. on Advances in Interconnections and Packaging, (Boston, MA), SPIE vol. 1390, pp. 202–213, Nov. 1990.

    Google Scholar 

  10. P. Sandborn, “A Tool for Evaluating Performance and Technology Tradeoffs in Integrated Circuit Packaging,” Proc. NEPCON-East, (Boston, MA) pp. 569–576, June 1991.

    Google Scholar 

  11. D. P. LaPotin, “Early Analysis of Multichip Modules,” Proc 1990 TEPS Internat. Electr. Packaging Symp., (Marlboro, MA), pp. 557–563, Sept. 1990.

    Google Scholar 

  12. P. D. Franzon, et al., “Tools to Aid in Wiring Rule Generation for High Speed Interconnects,” Proc IEEE and ACM Design Automation Conf, (Anaheim, CA), pp. 446–471, June 1992.

    Google Scholar 

  13. J. L. Hennessy, D. A. Patterson, Computer Architecture, A Quantitative Approach, San Mateo CA: Morgan Kauffman, 1990.

    Google Scholar 

  14. S. Przybylski, Cache and Memory Hierarchy Design, San Mateo CA: Morgan Kauffman, 1990.

    MATH  Google Scholar 

  15. J. D. Roberts, W. M. Dai, “Early System Analysis of Cache Performance for RISC systems,” Proc. IEEE-MCMC Multichip Module Conf., (Santa Cruz, CA), pp. 130–133, Mar. 1992.

    Google Scholar 

  16. W. M. Su, “MCM and Monolithic VLSI Perspectives Ion Dependencies, Integration, Performance and Economics,” Proc. IEEE Multichip Module Conf., (Santa Cruz,CA), pp. 4–7, Mar 1992.

    Google Scholar 

  17. J. Shiao, D. Nguyen, “Performance Modeling of a Cache System with Three Interconnect Technologies: Cyanate Ester PCB, Chip-on-Board and CU/PI MCM,” Proc. IEEE Multichip Module Conf., (Santa Cruz, CA), pp. 134–137, Mar. 1992.

    Google Scholar 

  18. G. Messner, “Cost-density Analysis of Interconnections,” IEEE Trans. CHMT, vol CHMT-10, no. 2, pp. 143–151, June 1987.

    Google Scholar 

Download references

Authors

Editor information

Daryl Ann Doane Paul D. Franzon

Rights and permissions

Reprints and permissions

Copyright information

© 1993 Springer Science+Business Media New York

About this chapter

Cite this chapter

Franzon, P.D. (1993). MCM Package Selection: A Systems Need Perspective. In: Doane, D.A., Franzon, P.D. (eds) Multichip Module Technologies and Alternatives: The Basics. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3100-5_3

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-3100-5_3

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-0-442-01236-6

  • Online ISBN: 978-1-4615-3100-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics