Abstract
High-performance internetworking processors are inevitable in realizing multimedia communications on gigabit internets. This paper compares various alternative architecture in term of performance and functionality, and proposes an optimal architecture of high-performance internetworking processors, referred to as INP (Internetwork Nodal Processors), which can forward packets at the network layer protocol. INPs are basically composed of two main components: 1) several network I/F modules which perform network layer functions, and 2) a data forwarding module which interconnects the network I/F modules and provides message paths between any pair of them. First, three types of INP architecture are compared in considering allocation methods for various tables used for route decision. Next, showing performance bottleneck caused by a bus based INP architecture, INPs using a switch for data forwarding modules are analyzed. For the switch architecture, three alternative packet buffering schemes are compared. Through these comparisons, this paper proposes that a combination of the table allocation fully distributed on network I/F modules and an input-output buffer switch for a data forwarding module is best-suited for high-performance INPs.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
Reference
M. Lottor, “Internet Growth (1981–1991),”. rfc-1296, January 1992
R.L. Frink and F. Ross,“FFOL - an FDDI Follow-On LAN,”. ACM SIGCOMM Computer Communication Review, Vol. 21, No. 2, 1991.
C. Patridge(editor), “Report. on Gigabit Networking,”. IEEE Network Magazine, Vol. 6, No. 2, March, 1992.
D. D. Clark, V. Jacobson, J. Romkey and H. Salwen, “An Analysis of TCP Processing Overhead,”. IEEE Communication Magazine, June 1989.
P. B. Danzig, S. Jamin and D. J. Mitzel, Characteristics of Wide-Area. TCP/IP Conversations, “. ACM SIGCOM, 1991.
C. Topolcic, “Experimental Internet Stream Protocol: Version 2 (ST-II),”. RFC-1190, 1990 October.
Protocol Engines Incorporated, “XTP Protocol Definition, Revision 3.5,”. September 1990.
H. Schulzrinne, “A Transport Protocol for Audio and Video Conferences and other Multiparticipant Real-Time Applications,”. Internet Engineering Task Force INTERNET-DRAFT, October, 1992.
M. G. Hluchyj, M. J. Karol, “Queuing in Space-Division Packet Switching,”. IEEE Infocom ‘88, 4A.3, 1988.
S. Karube, M. Akata, T. Sakamoto, T. Saito, S. Wakasugi, S. Yoshida and H. Shibata, “A 250 Mb/s 32 x 32 CMOS Crosspoint LSI for ATM Switching Systems”. ISSCC ‘80.
Hedrick, C.L., “Routing Information Protocol,”. RFC-1058, June, 1988.
Moy, J.,“. OSPF version 2,”. RFC-1247, July, 1991.
J. S.-C. Chen, T. E. Stern, “. Optimal Buffer Allocation for Packet Switches. with Input and Output Queuing,“. IEEE Globecom ‘80, 905.1–905.6, 1990.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1993 Springer Science+Business Media New York
About this chapter
Cite this chapter
Taniguchi, K., Suzuki, H., Nishida, T. (1993). Architecture and Performance Evaluation for High Speed LAN Internetworking Processors. In: Onvural, R.O., Nilsson, A. (eds) Local Area Network Interconnection. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-2950-7_13
Download citation
DOI: https://doi.org/10.1007/978-1-4615-2950-7_13
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-6282-1
Online ISBN: 978-1-4615-2950-7
eBook Packages: Springer Book Archive