Skip to main content

Scan Chain Routing with Minimal Test Application Time

  • Chapter
Testability Concepts for Digital ICs

Part of the book series: Frontiers in Electronic Testing ((FRET,volume 3))

  • 118 Accesses

Abstract

Macro Test requires access to every leaf-macro in the design. Access is required for both the data flow and the control signals enabling the data flow. In general, choices can be made in establishing this access. The choices can be grouped into two categories. Either, use is made of functionally existing paths and control signals, or design entities are added to create the required access. The latter has to be used when the first possibility is not available. Which choice to take depends mainly on the complexity of the initial test plan, the design architecture, the availability of transfer information, and the constraints on number of pins, use of silicon area, performance, and test data volume; see Chapter 3. The set of design entities and device pins involved in creating the access for leaf-macro test data and control is called the leaf-macro access path. The influence of the choice of the initial test plan can best be seen when comparing a leaf-macro tested with Built-in Self-Test or with partial scan. A Built-In Self-Test function only needs to be initialized, executed, and observed. Only a few leaf-macro terminals have to be accessible; see Chapter 4. On the other hand, for a partial scannable leaf-macro, all terminals have to be accessible with a complicated timing protocol added to it. In this comparison, the price of an easy access is a set of local design adaptions for data and control generation for the Built-In Self-Test function.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1995 Springer Science+Business Media Dordrecht

About this chapter

Cite this chapter

Beenker, F.P.M., Bennetts, R.G., Thijssen, A.P. (1995). Scan Chain Routing with Minimal Test Application Time. In: Testability Concepts for Digital ICs. Frontiers in Electronic Testing, vol 3. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-2365-9_5

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-2365-9_5

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-6004-9

  • Online ISBN: 978-1-4615-2365-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics