Skip to main content

Placement, Floorplanning and Pin Assignment

  • Chapter
Algorithms for VLSI Physical Design Automation
  • 213 Accesses

Abstract

After the circuit partitioning phase, the area occupied by each block (sub-circuit) can be calculated and the number of terminals (pins) required by each block is known. In addition, the netlist specifying the connections between the blocks is also available. In order to complete the layout, we need to arrange the blocks on the layout surface and interconnect their pins according to the netlist. The arrangement of blocks is done in the placement phase, while inter-connection is completed in the routing phase. In the placement phase, blocks are assigned a specific shape and are positioned on a layout surface, in a such a fashion that no two blocks are overlapping and enough space is left on the layout surface to complete the interconnections. The blocks are positioned so as to minimize the total area of the layout. In addition, the locations of pins on each block are also determined.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1995 Springer Science+Business Media New York

About this chapter

Cite this chapter

Sherwani, N. (1995). Placement, Floorplanning and Pin Assignment. In: Algorithms for VLSI Physical Design Automation. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-2351-2_5

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-2351-2_5

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-5997-5

  • Online ISBN: 978-1-4615-2351-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics