Abstract
Despite advances in VLSI design automation, the time-to-market for a chip is unacceptable for many applications. The key problem is time taken due to fabrication of chips, and therefore there is a need to find new technologies, which minimize the fabrication time. Gate Arrays use less time in fabrication as compared to full-custom chips, since only routing layers are fabricated on top of pre-fabricated wafer. However, fabrication time for gate-arrays is still unacceptable for several applications. In order to reduce time to fabricate interconnects, programmable devices have been introduced, which allow users to program the devices as well as the interconnect. In this way all custom fabrication steps are eliminated.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1995 Springer Science+Business Media New York
About this chapter
Cite this chapter
Sherwani, N. (1995). Physical Design Automation of FPGAs. In: Algorithms for VLSI Physical Design Automation. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-2351-2_11
Download citation
DOI: https://doi.org/10.1007/978-1-4615-2351-2_11
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-5997-5
Online ISBN: 978-1-4615-2351-2
eBook Packages: Springer Book Archive