Advertisement

Minimizing Switched Capacitance

  • Anantha P. Chandrakasan
  • Robert W. Brodersen

Abstract

In the previous chapter, power dissipation was minimized in CMOS circuits by aggressive supply voltage scaling. Since CMOS circuits do not dissipate power if they are not switching, another approach to low power design is to reduce the switching activity to the minimal level required to perform the computation. This can range from simply powering down the complete circuit or portions of it, to more sophisticated schemes in which the clocks are gated or optimized circuit architectures are used which minimize the number of transitions. The focus of this chapter is on minimizing the switched capacitance at all levels of the design. The following sections describe a system level approach to minimize the switched capacitance which involves optimizing algorithms, architectures, logic design, circuit design, and physical design.

Keywords

Vector Quantization Switching Activity Dynamic Logic Gray Code Data Word 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [Alidina94]
    M. Alidina, J. Monteiro, A. Ghosh, and M. Papaefthymiou, “Precomputa-tion-Based Sequential Logic Optimization for Low Power,” 1994 International Workshop on Low-power Design, pp. 57–62, April 1994.Google Scholar
  2. [Burd94]
    T. Burd, Low-power Cell Library, M.S. Thesis, U.C. Berkeley, June 1994.Google Scholar
  3. [Callaway92]
    T. Callaway and E. Swartzlander, Jr., “Optimizing Arithmetic Elements for Signal Processing,” VLSI Signal Processing V, pp. 91–100, IEEE Special Publications, 1992.Google Scholar
  4. [Chao94]
    K. Chao and D. Wong, “Low-power Considerations in Floorplan Design,” 1994 International Worksnop on Low-power Design, pp.45–50, April 1994.Google Scholar
  5. [Chu87]
    K. Chu and D. Pulfrey, “A Comparison of CMOS Circuit Techniques: Differential Cascode Voltage Switch Logic Versus Conventional Logic,” IEEE Journal of Solid-State Circuits, pp. 528–532, August 1987.Google Scholar
  6. [Fang92]
    W.C. Fang, C.Y. Chang, and B.J. Sheu,“A Systolic Tree-Searched Vector Quantizer for Real-Time Image Compression,” VLSI signal processing IV, New York: IEEE Press, 1992.Google Scholar
  7. [Gersho92]
    A. Gersho and R. Gray, Vector Quantization and Signal Compression, Springer Science+Business Media New York, 1992.Google Scholar
  8. [Hodges88]
    D. Hodges and H. Jackson, Analysis and Design of Digital Integrated Circuits, McGraw-Hill, Inc., 1988.Google Scholar
  9. [Hirendu93]
    V. Hirendu and M. Pedram, “PCUBE: A Performance Driven Placement Algorithm for Lower Power Designs,” Euro-DAC ′93, pp. 72–77, 1993.Google Scholar
  10. [Jacobs90]
    G. Jacobs and R.W. Brodersen, “A Fully Asynchronous Digital Signal Processor Using Self-Timed Circuits,” IEEE Journal of Solid-State Circuits, pp. 1526–1537, December 1990.Google Scholar
  11. [Monteiro93]
    J. Monteiro, S. Devadas, and A. Ghosh, “Retiming Sequential Circuits for Low Power,” International Conference on Computer-Aided Design, pp. 398–402, 1993.Google Scholar
  12. [Shen92]
    A. Shen, A. Ghosh, S. Devadas, and K. Keutzer, “On Average Power Dissipation and Random Pattern Testability of CMOS Combinational Logic Networks,” International Conference on Computer-Aided Design, pp. 402–407, 1992.Google Scholar
  13. [Shoji88]
    M. Shoji, CMOS Digital Circuit Technology, Prentice-Hall, 1988.Google Scholar
  14. [Stan94]
    M. Stan and W. Burleson, “Limited-weight Codes for Low-power I/O,” 1994 International Workshop on Low-power Design, pp. 209–214, April 1994.Google Scholar
  15. [Su94]
    C. Su, C Tsui, and A. Despain, “Low-power Architecture Design and Compilation Techniques for High-Performance Processors,” pp. 489–498, Compcon 1994. Google Scholar
  16. [Tiwari93]
    V. Tiwari, P. Ashar, S. Malik,“Technology Mapping for Low Power,” Design Automation conference, pp. 74–79, 1993.Google Scholar
  17. [Tsui93]
    C. Tsui, M. Pedram, and A. Despain, “Technology Decomposition and Mapping Targeting Low Power Dissipation,” Design Automation conference, pp. 68–73, 1993.Google Scholar
  18. [Veendrick84]
    H.J.M. Veendrick, “Short-Circuit Dissipation of Static CMOS Circuitry and Its Impact on the Design of Buffer Circuits,” IEEE Journal of Solid-State Circuits, Vol. SC-19, pp. 468–473, August 1984.CrossRefGoogle Scholar
  19. [Yano90]
    K. Yano et al., “A 3.8ns CMOS 16x16 Multiplier Using Complementary Pass Transistor Logic,” IEEE Journal of Solid-State Circuits, pp. 388–395, April 1990.Google Scholar
  20. [Yuan89]
    J. Yuan and C. Svensson, “High-Speed CMOS Circuit Technique,” IEEE Journal of Solid-state Circuits, pp. 62–70, February 1989.Google Scholar

Copyright information

© Springer Science+Business Media New York 1995

Authors and Affiliations

  • Anantha P. Chandrakasan
    • 1
  • Robert W. Brodersen
    • 2
  1. 1.Massachusetts Institute of TechnologyUSA
  2. 2.University of California/BerkeleyUSA

Personalised recommendations