Abstract
Computer systems are modeled before construction to minimize errors and performance bottlenecks. A common modeling approach is to build software models of computer system components, and use realistic trace data as input. This methodology is commonly referred to as trace-driven simulation. Trace-driven simulation can be very accurate if both the system model and input trace data represent the system under test. The accuracy of the model is typically under the control of the researcher, but little or no trace data is available that accurately represents current or future workloads. The objective of this work is to describe the Brigham Young University Address Collection Hardware (BACH) and illustrate the types of traces that we can collect. These traces will be made available to others in a national trace repository ( http://traces.byu.edu ). We also provide some cache performance statistics for the SPEC 2000 integer benchmarks.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
A. Agarwal, R. L. Sites, and M. Horowitz. ATUM: A new technique for capturing address traces using microcode. In Proc. of 13th Int. Symp. on Computer Architecture, pages 119–127. IEEE, 1986.
A. Borg, R. E. Kessler, and D. W. Wall. Generation and analysis of very long address traces. In Proc. of 17th Int. Symp. on Computer Architecture, pages 270–279. ACM, 1990.
D. Burger, T. Austin, and S. Bennett. Evaluating future microprocessors: The SimpleScalar tool set. Technical Report #1308, University of Wisconsin — Madison, July 1996.
J. B. Chen and B. Bershad. The impact of operating system structure on memory system performance. In Proc. of 14th Symp. on Operating System Principles. ACM, 1993.
Douglas W. Clark. Cache performance in the VAX-11/780. ACM Transactions on Computer Systems, 1(1):24–37, February 1983.
J. Kelly Flanagan. A New Methodology for Accurate Trace Collection and its Application to Memory Hierarchy Performance Modeling. PhD thesis, Brigham Young University, December 1993.
J. Kelly Flanagan, Brent E. Nelson, James K Archibald, and Knut Grimsrud. BACH: BYU Address Collection Hardware, the collection of complete traces. In Proc. of the 6th Int. Conf. on Modelling Techniques and Tools for Computer Performance Evaluation, pages 128–137, 1992.
J. Kelly Flanagan, Brent E. Nelson, James K Archibald, and Knut Grimsrud. Incomplete trace data and trace driven simulation. In Proc. of the International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunication Systems MASCOTS, pages 203–209. SCS, 1993.
K. Flanagan, J. Archibald, and J. Su. Low power memory hierarchies: An argument for second-level caches. Microprocessors and Microsystems, 21(5):279–290, February 1998.
K. Flanagan, B. Nelson, J. Archibald, and G. Thompson. The inaccuracy of trace-driven simulation using incomplete multiprogramming trace data. In IEEE International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunication Systems. IEEE, 1996.
K. Grimsrud, J. Archibald, M. Ripley, K. Flanagan, and B. Nelson. BACH: A hardware monitor for tracing microprocessor-based systems. Microprocessors and Microsystems, 17(6), October 1993.
D. Nagle, R. Uhlig, and T. Mudge. Monster: A tool for analyzing the interaction between operating systems and computer architectures. Technical report, The University of Michigan, 1992.
V. Phalke and B. Gopinath. Compression-based program characterization for improving cache memory performance. IEEE Transactions on Computers, 46(11): 1174–1186, November 1997.
C. Rose and K. Flanagan. Complete instruction traces from incomplete address traces (CITCAT). Computer Architecture News, 24(5): 1–8, December 1996.
M. Rosenblum, S. Herrod, E. Witchel, and A. Gupta. The SimOS approach. IEEE Parallel and Distributed Technology, 4(3), 1995.
P. A. Sandon, Y.-C. Liao, T. E. Cook, D. M. Schultz, and P. Martin de Nicolas. Nstrace: A bus-driven instruction trace tool for powerpc microprocessors. IBM Journal of Research and Development, 41(3):331–344, May 1997.
A. Srivastava and A. Austace. ATOM: A system for building customized program analysis tools. In Proc. of the Conference on Program Language Design and Implementation, pages 196–205. ACM, 1994.
G. Thompson, B. Nelson, and K. Flanagan. Transaction processing workloads — a comparison to the SPEC benchmarks using memory hierarchy performance studies. In IEEE International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunication Systems. IEEE, 1996.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer Science+Business Media New York
About this chapter
Cite this chapter
Thornock, N.C., Flanagan, J.K. (2001). Using the BACH Trace Collection Mechanism to Characterize the SPEC 2000 Integer Benchmarks. In: John, L.K., Maynard, A.M.G. (eds) Workload Characterization of Emerging Computer Applications. The Springer International Series in Engineering and Computer Science, vol 610. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-1613-2_6
Download citation
DOI: https://doi.org/10.1007/978-1-4615-1613-2_6
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-5641-7
Online ISBN: 978-1-4615-1613-2
eBook Packages: Springer Book Archive