Skip to main content

Abstract

A complete embedded microprocessor system was designed and implemented to demonstrate the processor system design methodology described in the previous chapters. By combining Dynamic Voltage Scaling with energy-efficient architecture and circuit design, the system is able to demonstrate more than an order of magnitude improvement in energy efficiency over more conventionally implemented designs.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Hewlett Packard, CMOS 14TA/B Reference Manual, Document Number #A-5960–7127–3, Jan. 1995.

    Google Scholar 

  2. C. Liu and J. Layland, “Scheduling Algorithms for Multi-Programming in a Hard Real-time Environment”, Proceedings of CACM 20, 1973.

    Google Scholar 

  3. R. Weicker, “Dhrystone: A Synthetic Systems Programming Benchmark”, Communications of the ACM, Vol. 27, No. 10, Oct. 1984, pp. 1013–30

    Article  Google Scholar 

  4. V. von Kaenal, P. Macken, and M. Degrauwe, “A Voltage Reduction Technique for Battery-operated Systems”, IEEE Journal of Solid State Circuits, Vol. 25, No. 10, Oct. 1990, pp. 1136–40.

    Article  Google Scholar 

  5. T. Kuroda, et. al., “Variable Supply-voltage Scheme for Low-power Highspeed CMOS Digital Design”, IEEE Journal of Solid State Circuits, Vol. 33, No. 3, Mar. 1998, pp. 454–62.

    Article  Google Scholar 

  6. L. Nielsen, C. Niessen, J. Sparso, and K. van Berkel, “Low-power Operation Using Self-timed Circuits and Adaptive Scaling of the Supply Voltage”, IEEE Transactions on VLSI Systems, Vol. 2, No. 4, Dec. 1994.

    Article  Google Scholar 

  7. A. Chandrakasan, V. Gutnik, and T. Xanthopoulos, “Data Driven Signal Processing: An Approach for Energy Efficient Computing”, Proceedings of the 1996 International Workshop on Low-Power Design,Aug. 1996, pp. 347–52.

    Google Scholar 

  8. G. Wei, et. al., “A Variable-frequency Parallel 1/O Interface with Adaptive Power Supply Regulation”, Proceedings of the IEEE International Solid-State Circuits Conference,San Francisco, Feb. 2000, pp. 298–9.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer Science+Business Media New York

About this chapter

Cite this chapter

Burd, T.D., Brodersen, R.W. (2002). DVS System Design and Results. In: Energy Efficient Microprocessor Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-0875-5_9

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-0875-5_9

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-5282-2

  • Online ISBN: 978-1-4615-0875-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics