Abstract
The chip’s processor core implements the ARM V4 instruction set architecture (ISA) [6.1]. The implementation was derived from an RTL behavioral model (provided by ARM Ltd.) which fixed both the ISA as well as the processor core interface. However, both the custom physical implementation of the core, as well as the rest of the microprocessor design, were fully optimized for energy efficiency.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Advanced RISC Machines, Ltd., ARM Architecture and Implementation Reference, Document Number ARM-DDI-0100A-I, Feb. 1996.
Advanced RISC Machines, Ltd., ARM 8 Data Sheet, Document Number ARM-DDI-0100A-I, Feb. 1996.
J. Hennessy, D. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, San Francisco, 1995.
T. Burd, B. Peters, A Power Analysis of a Microprocessor: A Study of an Implementation of the MIPS 3000 Architecture, ERL Technical Report, University of California, Berkeley, 1994.
A. Burstein, Speech Recognition for Portable Multimedia Terminals, Ph.D. Thesis, University of California, Berkeley, Document No. UCB/ERL M97/ 14, 1997.
T. Pering, Energy-Efficient Operating System Techniques, Ph.D. Thesis, University of California, Berkeley, 2000.
Hewlett Packard, CMOS 14TA/B Reference Manual, Document Number #A-5660–7127–3, Jan. 1995.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer Science+Business Media New York
About this chapter
Cite this chapter
Burd, T.D., Brodersen, R.W. (2002). Microprocessor and Memory IC’s. In: Energy Efficient Microprocessor Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-0875-5_6
Download citation
DOI: https://doi.org/10.1007/978-1-4615-0875-5_6
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-5282-2
Online ISBN: 978-1-4615-0875-5
eBook Packages: Springer Book Archive