Skip to main content

Abstract

The chip’s processor core implements the ARM V4 instruction set architecture (ISA) [6.1]. The implementation was derived from an RTL behavioral model (provided by ARM Ltd.) which fixed both the ISA as well as the processor core interface. However, both the custom physical implementation of the core, as well as the rest of the microprocessor design, were fully optimized for energy efficiency.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Advanced RISC Machines, Ltd., ARM Architecture and Implementation Reference, Document Number ARM-DDI-0100A-I, Feb. 1996.

    Google Scholar 

  2. Advanced RISC Machines, Ltd., ARM 8 Data Sheet, Document Number ARM-DDI-0100A-I, Feb. 1996.

    Google Scholar 

  3. J. Hennessy, D. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, San Francisco, 1995.

    Google Scholar 

  4. T. Burd, B. Peters, A Power Analysis of a Microprocessor: A Study of an Implementation of the MIPS 3000 Architecture, ERL Technical Report, University of California, Berkeley, 1994.

    Google Scholar 

  5. A. Burstein, Speech Recognition for Portable Multimedia Terminals, Ph.D. Thesis, University of California, Berkeley, Document No. UCB/ERL M97/ 14, 1997.

    Google Scholar 

  6. T. Pering, Energy-Efficient Operating System Techniques, Ph.D. Thesis, University of California, Berkeley, 2000.

    Google Scholar 

  7. Hewlett Packard, CMOS 14TA/B Reference Manual, Document Number #A-5660–7127–3, Jan. 1995.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer Science+Business Media New York

About this chapter

Cite this chapter

Burd, T.D., Brodersen, R.W. (2002). Microprocessor and Memory IC’s. In: Energy Efficient Microprocessor Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-0875-5_6

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-0875-5_6

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-5282-2

  • Online ISBN: 978-1-4615-0875-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics